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ABSTRACT
This final report highlights the results of a program
encompassing the study, and design of the solid state satellite
transmitter operating in the 19.7 to 20.2 frequency band,
and the development of key devices and components used therein.
The work was performed under contract NAS3-22491 for the NASA
Lewis Research Center (LeRC) as part of the 30/20 GHz
communications satellite system scheduled for demonstration in
the late 1980's.
This contract included the development of single drift
gallium arsenide (GaAs) Schottky barrier IMPATT diodes and
related components, the Assessment of IMPATT Diode Reliability,
a proof of concept solid state transmitter design, and a
technology assessment study.
The objectives of the 20 GHz solid state transmitter program
were to foster the development of 20 GHz solid state power
amplifier (SSPA) technology by:
e development and demonstration of key 20 GHz SSPA
breadboard circuits ;
« design of a proof of concept SSPA model;
e development of 20 GHz GaAs IMPATT material and devices;
• evaluation of the reliability of single drift GaAs
IMPATT diodes;
e provision of data consistent with the definition and
design of 20 GHz spaceborne communications trans-
mitter requirements.
The transmitter design utilizes technology which, upon
implementation, will demonstrate readiness for development
of a POC model and will provide an information base for
flight hardware capable of deployment in a 1985-90 demonstrational
30/20 GHz satellite communication system. ;
iii
In order to satisfy the performance objectives on the
overall 20 GHz IMPATT transmitter, the achieved design goals
on the 20 GHz IMPATT diodes to be deployed therein are as follows:
• RF power output: 1.5 to 2.0W CW
• Frequency: 19.5 to 20.5 GHz
• DC-RF conversion efficiency: 16 -22 percent
The results of the initial reliability assessment defined
major failure mechanisms, diode modifications, future reliability
efforts, screening procedures and operating lifetimes of unscreened
20 GHz GaAs IMPATT exceeding those previously projected.
Lifetime extrapolated from the herein described life test
data are :
Schottky Barrier GaAs Diodes ( "t M) > 3x10 Hours
Grown Junction GaAs Diodes ( ^  > 2x10 Hours
Furthermore, the results demonstrate the viability of
GaAs IMPATTs as high performance, reliabile RF power sources
which, based on the recommendation made herein, will surpass
device reliability requirements consistent with a ten year
spaceborne solid state power amplifier mission.
IV
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A. EXECUTIVE SUMMARY
1.0 Introduction
This executive summary highlights the results of a program
encompassing the study and design of a solid state satellite
transmitter operating in the 19.7 to 20.2 GHz frequency band,
and the development of key devices and components used therein.
The work was performed under contract NAS3-22491 for the NASA
Lewis Research Center (NLeRC) as part of the 30/20 GHz
communications satellite system scheduled for launch
in the late 1980's. Period of performance was from June 1981 to Sept. 1983.
The prog-ram included the development of single drift
gallium arsenide (GaAs) Schottky Barrier IMPATT diodes and
related components, the assessment of IMPATT diode reliability,
a Proof of concept (POC) solid state1 transmitter design, and a
technology assessment study.
The program obiectives are embodied in the following
major tasks:
• 20 GHz solid state (IMPATT) transmitter preliminary
design
e device/assembly development
• reliability assessment
• POC Podel design, test plan, and procedures
• technology assessment
Figure 1 summarizes the 20 GHz single drift GaAs IMPATT
technology, including a 20 GHz dolid state Power amplifier
(developed under a related AFSD/AFWAL Contract F33315-BOC-1182) and
the level of performanced achieved therein.
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2 .0 Program Objectives
The objectives of the 20 GHz solid state transmitter program
were to foster the development of 20 GHz solid state power
amplifier (SSPA) technology by:
• development and demonstration of key 20 GHz SSPA
breadboard circuits
• design of a proof of concept SSPA model;
• development of 20 GHz IMPATT material and devices;
• evaluation of the reliability of single drift GaAs
IMPATT diodes
• provision of data consistent with the definition and
design of 20 GHz spaceborne communications trans-
mitter requirements.
These objectives were encompassed by the program tasks,
as summarized in the following paragraphs.
2.1 20 GHz IMPATT Transmitter for Communications Satellite
The preliminary 20 GHz IMPATT transmitter design presented
in this report and characterized by the functional block diagram
of Figure 2, addresses each of the general requirements enumerated
in Table 1 . The transmitter design utilizes technology which,
upon implementation, will demonstrate readiness for development
of a POC model and will provede an information base for flight
hardware capable of deployment in a 1985-90 demonstrational
30/20 GHz satellite communication system.
The transmitter design utilizes those devices necessary
to amplify an angle modulated, single carrier downlink signal
in the band 19.7 to 20.2 GHz, to an RF output power level of
20 watts and meet all RF performance requirements specified. In
so doing, size, weight and power drain requirements have been
reduced to a minimum consistant with spacecraft demands.
Overall design complexity and number of parts have also been
minimized, as have device junction temperature, to insure maximum
transmitter reliability consistent with a 10 year oper-
6)
TABLE I
PROJECTED CHARACTERISTICS OF
20 GHz IMPATT TRANSMITTER DESIGN
CENTER FREQUENCY
-1 dB BANDWIDTH (MIN.)
RF POWER OUTPUT (MIN.)
OPERATING GAIN (NOM.)
RF/DC POWER-ADDED EFFICIENCY (MIN.)
AM/PM CONVERSION (MAX.)
INPUT/OUTPUT VSWR (MAX.)
GAIN VARIATION VS. FREQUENCY @
FIXED DRIVE
PHASE LINEARITY (MAX.)
GAIN SLOPE (MAX.)
PASSBAND GROUP DELAY VARIATION (MAX.)
SPURIOUS OUTPUTS (MAX.)
t> HARMONIC COMPONENTS
• NON HARMONIC COMPONENTS
NOISE FIGURE (MAX.)
DC PRIME INPUT: POWER (MAX.)
WEIGHT
DIMENSIONS
BASEPLATE TEMPERATURE RANGE
MAXIMUM DEVICE JUNCTION TEMPERATURE:
RF INPUT/OUTPUT INTERFACES (J1/J2)
DC INPUT POWER INTERFACE
TELEMETRY MONITOR OUTPUT INTERFACE
19.95 GHz
500 MHz (19.7-20.2 GHz)
22W
34.5 dB
20.9 PERCENT (EXCLUDING
DC POWER/MONITOR CON-
DITIONER)
3 deg/dB
1.25:1
1.0 dB p-p
10 deg p-p
0.1 dB/MHz
0.5 nS/50 MHz
-50 dBc
-60 dBc
24 dB
105.3W EXCLUDING DC
POWER/MONITOR/COMAND
CONDITIONER 115W OVERALL
4.8 Ibs.
6.75"x5.75"x2.5"
0-75°C
235°C (IMPATT)
112°C (FET)
WR-42 W/G-UG595/UG 595/U
COVER FLANGE +28 VDC,
+15 VDC, -5 VDCf +15 VDC
-ITT CANNON DEMA TYPE
CONNECTOR
ITT CANNON DEMA TYPE
CONNECTOR
(4)
ational life. Graceful degradation in performance under random
device failure rather than complete loss of output power is an
integral part of the design to further enhance transmitter
reliability.
The critical areas of technology applicable to the
subject 20 GHz transmitter fall into two general categories,
functional circuits, and constituent devices and materials.
In terms of the previously depicted (Figure 2) functional RF block
diagram of a composite 20 GHz FET/IMPATT transmitter, the
key circuit technologies which must be developed at 20 GHz,
include IMPATT power amplifiers, FET driver amplifiers, RF
power dividers/combiners and ferrite circulators. The fore-
going technology development in turn depends upon the concurrent
evalution of such critical 20 GHz device and material tech-
nologies as Read-profile GaAs epitaxial wafer material, GaAs
Read-IMPATT diodes and GaAs FET devices.
None of the above requires any new fundamental breakthroughs
but rather represents extension of the existing state of the
art in these technologies at lower frequencies to the more
severe constraints associated with operation at 20 GHz.
The basic, design requirement on the subject 20 GHz
transmitter is that it provides 20W (minimum) K-band RF power
output over a 500 MHz bandwidth centered near 20 GHz with 20
percent DC bias/RF power added efficiency. (the latter excluding
the efficiency degradation due to DC power conditioning com-
ponents) . Moreover, this transmitter must provide 30 dB power
gain to a single, angle modulated (PM) carrier, concurrent
with 25 dB maximum noise figure, and a high degree of amplitude
and delay flatness (+1 dB and ±5 deg. overall passband deviation
from gain flatness and phase linearity and 0.15 dB/MHz and 0.5nS/50
MHz maximum gain and delay slope). For the specified single PM
carrier, the transmitter output amplitude can be into saturation
v5)
provided that the requirements on such linearity-related
performance parameters as AM/PM conversion (5+1 deg/dB max)
and harmonic/nonharmonically related spurious content ( ~50/60
dBc max) are satisfied. Finally, to accommodate representative
spacecraft thermal profiles, specified performance must be
achieved over a 0-75°C baseplate temperature range.
The 20 GHz IMPATT transmitter RF assembly, in its most general
form, (Figure 2) consists of the cascaded combination of a FET
driver section and an IMPATT power section. The FET driver
section, in turn, comprises a cascade of low to medium power
FET amplifier stages whereas the IMPATT power section consists
of a multistage IMPATT preamplifier driving a combinatorial
IMPATT postamplifier. The latter is configured as an array
of identical multistage IMPATT "building blocks", paralleled
between identical N-way power divider and combiner. In the
most general case, the number of IMPATT amplifier stages
comprising the preamplifier (Nj_) and postamplifier "building
block" (N ) are different. The order (N) of power combination
required is determined by the RF power capability of each
"building block" which in turn determines how many paralleled
"building blocks" are required to provide the required RF
power output (20W).
In order to satisfy the performance objectives on the
overall 20 GHz IMPATT transmitter, the corresponding design
goals on the 20 GHz IMPATT diodes to be deployable therein
are as follows:
• RF power output:. 1.5 to 2. OW CW (min)
• Frequency: 20 GHz (nom.)
• DC-RF conversion efficiency: 20-25 precent (min)
Based upon the above, a dual-diode building block, 4 way
combinatorial IMPATT postamplifier topology is chosen, as
described in Section B.
(6)
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2.2 Development of Device/Assembly Technology
The foregoing design objectives, referenced to measured
IMPATT diode performance in a 20 GHz waveguide test oscillator,
are consistent with the requirements dictated by the previously
depicted preferred 20 GHz transmitter configuration. The
high DC-RF conversion efficiency requirement necessitates the
use of GaAs as the diode semiconductor material, as opposed
to the less efficient albeit more mature Si technology.
A vital part of the overall GaAs IMPATT diode development
effort was the selection, evaluation and collaboration with
one or more outside suppliers of state-of-the-art epitaxial
GaAs material, grown to LNR specification.
The achieved level of 20 GHz IMPATT diode performance,
as measured in a K-band waveguide test oscillator,
described in Section C'. is,:
• Frequency range 18-21 GHz
• RF power output: 1.3 to 2.7W
• DC-RF Conversion efficienty: 12 to 22 percent
In addition, a direct correlation was established between
amplifier and oscillator performance measurements, wherein IMPATT
diodes which exhibited «~ 2W RF power output and 18 percent
conversion efficienty at 20 GHz in the test oscillator,
demonstrated ~2.5W RF power output, 4 dB gain and 14 percent
DC-RF power added efficienty over a 1 GHz bandwidth in a
single stage 20 GHz test amplifier.
Other breadboard assemblies developed under this program
task include 20 GHz circulators, FET driver amplifier stages
and four way power divider/combiner, also described in
Section C.
(8)
2.3 20 GHz Single Drift GaAs IMPATT Diode Reliability
Assessment
A major limitation to the general acceptance of 20 GHz GaAs
IMPATTs for system and spaceborne use is the question of reliability.
The demonstrated performance of these devices was not in question.
Therefore, a major goal of the program was to establish
the reliability of GaAs IMPATT diodes and dispel misconceptions
of poor reliability identified with GaAs microwave devices
operating at elevated temperatures.
The reliability assessment of Schottky barrier and
grown junction IMPATT diodes consisted of several different
engineering subtasks, including the fabrication and procurement
of 20 GHz GaAs IMPATT diodes, design and implementation of
accelerated stress test equipment, conducting actual accel-
erated stress testing, and performance of failure and statistical analysis.
The results of this initial reliability assessment summarized in the
attached Task IIB report defined major failure mechanisms, diode modifications,
future reliability efforts, screening procedures and operating lifetimes of
unscreened 20 GHz GaAs IMPATT exceeding those previously projected.
Preliminary diode lifetimes, extrapolated from the measured
life test data, are:
4
Schottky Barrier GaAs Diodes ( 'Y ) ~3xlO Hours
6Grown Junction GaAs Diodes (.'Y ) >2xlO Hours
M
Furthermore, the results .(Section D) demonstrate the viability of
GaAs IMPATTs as high performance, reliable RF power sources,
which, based on the recommendation made herein, will surpass
device reliability requirements consistent with a ten year
spaceborne solid state power amplifier mission.
(9)
2.4 POC Model Design
The paper design of a 20 GHz IMPATT Transmitter proof
of concept described in Section E addresses major design
considerations such as:
• Functional Design and Projected Performance, of
minimum RF power output of 22W and a nominal
operating gain of 34.5 dB at a RF/DC power added
efficiency of 20.9 percent consistent with a
center frequency of 19.95 GHz.
• Thermal and Mechanical Design
• Electrical Design
• Specification of key devices components and sub-
assemblies .
• Detailed POC Test Plan/Procedures.
The design approach was selected to provide the best
potential to achieve performance goals, minimize components,
circuit and packaging complexity. Furthermore, the successful
implementation of the preferred POC design is based on the following
key features:
• use of LNR 2W, 20 GHz GaAs SDR Read-IMPATT diodes,
which have demonstrated required capability for RF
amplifier deployment}
• use of readily available modest power level GaAs
MESFET chips in two-stage FET driver wherein FET's
are mounted on customized pretuned LNR carriers which
are in turn embedded in the microstrip circuit
comprising the two stage single-ended amplifier^
• passive combination of mutually isolated, modular
two stage IMPATT amplifier "building blocks" for
simple manufacturability, and enhanced reliability)
• graceful degradation in RF output power under random
device failure and "power down" capability, both by
"turning off" individual "building blocks"*
(10)
• IMPATT amplifiers, used in high gain-bandwidth product
stable amplification configuration, provide wide
dynamic range and smc.ll signal to full drive capability
without stability problems or undesired output spurii
in absence of input signal^
• compact low loss miniature multi-port high isolation
stripline wye junction circulators with individual
junctions serving as amplifier coupling circulators,
and with appropriate resistive internal terminations,
as input and interstage isolators^
• simple miniature non-critical easily aligned highly
reliable and mechanically rugged TEM-line IMPATT
amplifier mount design directly integrated with coupling
port of circulator and incorporating optimum tradeoff
between RF power output, DC/RF power added efficiently,
gain-bandwidth and output flatness.
The performance specifications and budgets and physical
parameters characterizing the POC model SSPA are presented in
detail in Section E.
.11
2.5 'Technology Assessment
The purpose of this study was to define and evaluate
the technology required for space" qualifiable 20 GHz
IMPATT transmitters. Based on the assessment of the currently
available technology, projections of the technology becoming
available by 1985 through 1987 were included in the study.
For the realization of the projected 1985 - 1987 performance
objectives two key methodologies have been identified with
the performance growth projections:
• IMPATT device technology
« power combiner technology.
The available alternative device considerations are
either single drift or double drift GaAs IMPATT diodes
whereas the general forms of combinatorial configurations
under consideration were active and passive intrastate
divider/combiner power sections (Figure 3),
The selected approach characterized in Table 2, was based upon use of:
e double drift 6W IMPATT diodes
• waveguide reactive junction in the passive
combinatorial configuration.
A development plan was prepared anel submitted for the
1987 advanced technology IMPATT transmitter design imple-
mentation.
(12)
IMPATT AMPLIFIER COMBINATORIAL
CONFIGURATIONS COMMUNICATIONS
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A- ACTIVE ( INTRA STAGE) COMBINING
N
W A Y
B-
IDENTICAL BUILDING BLOCK AMPLIFIERS
PASSIVE (INTERSTAGE) COMBINING
N
WAY
fyc
FIGURE 3.
a
I CO
I10
i g ea•O
Ito
u
•o
o
•
VO
in
CM
o.
a.
m
o
CO O
<c o
cs: 2:
o_ r ,^
s: oo
—• en
H§
M
ni
CD
0.
O CO
CN1 ZD
LU CD
2T CO
<C LU
> Q
Q
<C
?
€
o
^
to
01
•o U-l
CM
ai
o.
pa
•a
OQ
<
g
1
g
CO
tj
w
2i
I
o
o
Q
01
5
o
a
a
P3
^i
s
0
Jj1
m
a)
a
•o
ue
0)
ptf
E
1
Bu
a i <-i
o a a
•0 i-l 3
0 tj -O
•rl
H
ig
he
r 
po
w
er
 
IM
PA
TT
u
ti
li
zi
ng
 
m
u
lti
pl
e
tr
lb
ut
ed
 
m
es
as
 
a
n
d/
c
hi
ps
/p
ac
ka
ge
.
3
o
CM
gg
O
1^o
5n.
I§
&
5-g
O 44
*i-4 OIM
"u 1
H
ig
he
r 
IM
PA
TT
 
di
od
e
du
e 
to
.
 
re
du
ct
io
n
 
In
 
R
s
.
 
fu
rt
he
r 
o
pt
lm
lz
at
Re
ad
 
pr
of
il
e
u
g
u
0)
D.
|f«
r-l
4J
g
U
0
o.
CM
CM
•s
•O
•0
^"
1 "
PK S
V U
S IHW
^w S
s
01
ID bO
•H C
0 -H
e -a
H
ig
he
r 
ga
in
,
 
lo
w
er
 
:
pr
ea
m
pl
if
ie
r 
pr
cc
ee
po
w
er
 
s
e
c
ti
on
.
a
•a
if*
CM
»
to
•o
in
T-4
0)
E
•H
0OJ
S
S,
5
0 15 «W
a a> o •
o.'-i a
a o <B
P g § g -
•a. u -rt
Lo
w
er
 
pa
ra
si
ti
c
 
IM
F.
an
d 
lo
w
er
 
di
od
e
 
R
g
w
ith
 
m
o
re
 
e
x
te
n
si
ve
br
oa
d-
ba
nd
in
g 
te
ch
n
N
EC
^4
in
cl
^
?ii
(14)
2.6 Summary
The 20 GHz IMPATT transmitter feasibility and design study
has resulted in the development of single drift GaAs Schottky
barrier IMPATT diodes and a first order reliability assessment and device
modifications consistent with the paper design of a 20 GHz
IMPATT Transmitter proof of concept, based on currently
available (1982 -• Figure 4.) and advanced (1987) technology.
The study further demonstrated, that no technological
breakthroughs are required for the realization of an
advanced 20 GHz IMPATT transmitter technology. Moreover,
advanced performance has been defined mainly as a function of the
IMPATT device and power combining topologies, rather than
new and inovative technologies.
w
E-i
EH
H
CO
EH
EH
g
Q
W
CO
EH
H
D
CJ
u
*z>
N O
X M
U EH
o2
CMH
Q
^|S
CQ 2
QO
<;H
H W
aw
CQ Q
W
a
D
O
H
fc.
•(16)
TABLE OF CONTENTS
:Section a?e
I. INTRODUCTION • 1
1.0 Summary 1
2.0 Reliability Physics - General 5
3.0 Failure Mechanism 7
4.0 Failure Criteria 9
II. TECHNICAL DISCUSSION - IMPATT DIODE 10
1.0 Introduction 10
2.0 L-H-L Schottky Barrier IiMPATT 12
Diodes
2.1 Objectives 12
2.2 IMPATT Chip Processing 14
2.3 IMPATT Chip Packaging 16
3 . 0 H-L Grown Junction IMPATT Diodes 18
3.1 Objectives 18
3.2 Procurement 18
3.3 Device Assembly Summary 18
4.0 Thermal Considerations 20
5.0 IMPATT Diode Characterization 22
III. TECHNICAL DISCUSSION - ACCELERATED 30
CONSTANT DC STRESS TEST FOR 20 GHz IMPATTS
1.0 Introduction 30
2.0 Design and Implementation of Thermally 33
Accelerated Device Aging
3.0 Preferred Stress Test Approach 36
4.0 Stress Test Rack 38
5.0 Stress Test Procedures 41
6.0 Start-up Description 43
TABLE OF CONTENTS (Continued)
Section Page
IV. THERMALLY ACCELERATED CONSTANT DC- 47
STRESS TESTING
1.0 Introduction 47
2.0 Failure Criteria 49
3.0 High Temperature Accelerated Constant 51
DC Stress Test
3.1 Test Conditions 51
3.2 Test DATA Summary 51
3.3 Logarithmic - Normality Validation 53
3.4 Initial and Final DC and RF Data 54
3.5 High Temperature Stress Test Results 57
4.0 Medium Temperature Accelerated Constant 70
DC Stress Test
4.1 Test Conditions 70
4.2 Test Data Summary 70
4.3 Logarithmic Normal Validation 70
4.4 Initial and Final DC and RF Data 70
4.5 Medium Temperature Test Results 71
5.0 Low Temperature Accelerated Constant 86
DC Stress Test
5.1 Test Condition 86
5.2 Test Data Summary 86
5.3 Logarithmic Normal Validation 86
5.4 Initial and Final DC and RF Data 86
5.5 Low Temperature Test Results 89
V. DATA AND FAILURE ANALYSIS 102
1.0 Arrhenius Dependence 102
11
TABLE OF CONTENTS (Continued)
Section Page
2.0 Summary of Failures 115
3.0 Initial and Final Thermal Data 119
4.0 Failure Mechanism and Analysis 124
4.1 Thermal/Electrical Stress 124
Effects on GaAs Doping Profile
4.2 Open Circuit Failures 127
4.3 Short Circuit Failures 131
A. SEM Analysis of Schottky 131
Barrier Diodes
B. SEM Analysis of Grown Junction 137
Failures
4.4 Failure due to Degradation 143
A. Experimental Results 144
B. SEM Analysis of Degradation 148
Failures
VI. CONCLUSIONS AND RECOMMENDATIONS 156
1.0 Conclusions 156
2.0 Recommendations 159
2.1 Preferred IMPATT Diode Design 159
2.2 Processing and Fabrication 159
Modification
2.3 Screening Procedure for IMPATT 161
Diodes
2.4 Extended Reliability Assessment 163
VII. REFERENCES 166
Appendix 'A*
Appendix 'B1
Appendix 'C' -
iii
LIST OF ILLUSTRATIONS
Figure • • Page No.
1 Generalized Failure Rate vs. Time Characteristics 6
2 Single Drift GaAs Doping Profiles with Electric 11
Field
3 Epitaxial GaAs Profile Designs 13
(Low-High-Low and High-Low)
4 IMPATT Chip Processing 14
5 IMPATT Chip Flow Chart and Structure 15
6 IMPATT Chip Packaging 17
7 Single Drift GaAs IMPATT Diode Assembly ' 19
8 Temperature Profile Across 20 GHz IMPATT Device 21
9 Thermal and RF Measurement Systems 23
10 Thermal Resistance 24
11 Current Voltage Characteristics (I-V) (Typical) 25
12 X-Ray Photograph Evaluation 27
13 DC and RF Data 29
14 Arrhenius Reaction Rate Chart 31
15 Projected High Test Temperature (T=345°C) 35
Lognormal Cumulative Failure Distribution
16 Cross Section of Diode Stress Test Fixture 39
17 DC Stress Test Rack 40
18 Test Procedure 42
19 Monitored Stress Test Data 46
20 Summary of 20 GHz Single Drift GaAs IMPATT 48
Diodes and Accelerated DC Stress Tests
21 Failure Criteria 50
22 Initial and Final DC and RF Data (Grown Junction) 55
23 Initial and Final DC and RF Data (Schottky Barrier) 56
24 Accelerated DC Stress Test Data 58
25 DC Accelerated Stress Test Data for High Temperature 59
(TH = 345°C)
26 Lognormal Model for DC Accelerated Stress Test Data 60
27 Accelerated DC Stress Test Data 61
28 DC Accelerated Test Data for High Temperature 62
(Tu = 345°C) .ti
IV
LIST OF ILLUSTRATIONS (Continued)
Figure Page No.
29 Lognormal Model for DC Accelerated Stress Test 63
Test Data - High Temperature (T = 345°C_
30 Accelerated DC Stress Test Data 64
31 DC Accelerated Stress Test Data for High Temperature 65
(T_, = 340°C)
n
32 Lognormal Model for DC Accelerated Stress Test Data 66
High Temperature (T- = 340°C)
n
33 Accelerated DC Stress Test Data 67
34 DC Accelerated Stress Test Data for High Temperature 68
High Temperature (Tu = 340°C)n
35 Lognormal Model for DC Accelerated Stress Test Data 69
High Temperature (T_, = 340°C)
n
36 Initial and Final DC and RF Data (Grown Junction) 72
37 Initial and Final DC and RF Data (Schottky Barrier) 73
38 Accelerated DC Stress Test Data 74
39 DC Accelerated Stress Test Data for Mid. Temperature 75
(TM = 321°C)
40 Lognorraal Model for DC Accelerated Stress Test Data 76
Mid. Temperature (TM = 321°C)
41 Accelerated DC Stress Test Data 77"
42 DC Accelerated Stress Test Data for Mid. Temperature 78
(TM = 321°C)
43 Lognormal Model for DC Accelerated Stress Test Data 79
Mid. Temperature (TM = 321°C)
44 Accelerated DC Stress Test Data 80
45 DC Accelerated Stress Test Data for Mid. Temperature 81
(TM = 321°C)
46 Lognormal Model for DC Accelerated Stress Test Data 82
Mid. Temperature (TM = 321°C)
47 Accelerated DC Stress Test Data 83
48 DC Accelerated Stress Test Data for Mid. Temperature 84
(TM = 321°C)
49 Lognormal Model for DC Accelerated Stress Test Data 85
Mid. Temperature (TM = 321°C)
50 Initial and Final DC and RF Data (Schottky Barrier) 87
LIST OF ILLUSTRATIONS (Continued)
Figure- Page No.
51 Initial and Final DC and RF Data (Grown Junction) 88
52 Accelerated DC Stress Test Data 90
53 DC Accelerated Stress Test Data for Low Temperature 91
(TT = 299°C)LI
54 Lognormal Model for DC Accelerated Stress Test Data 92
Low Temperature (T_ = 299°C)LI
55 Accelerated DC Stress Test Data 93
56 DC Accelerated Stress Test Data for Low Temperature 94
(T_ = 299°C)LI
57 Lognormal Model for DC Accelerated Stress Test Data 95
Low Temperature (TT = 299°C)LI
58 Accelerated DC Stress Test Data 96
59 DC Accelerated Stress Test Data for Low Temperature 97
(T_ = 304°C)LI
60 Lognormal Model for DC Accelerated Stress Test Data 98
Low Temperature (TT = 304°C)LI
61 Accelerated DC Stress Test Data 99
62 DC Accelerated Stress Test Data for Low Temperature 100
(T_ = 304°C)
Li
63 Lognormal Model for DC Accelerated Stress Test Data 101
Low Temperature (T_ = 304°C)LI
64 Summary of Statistical Analysis of Life Test Data 104
65 DC Accelerated Stress Test Data for 20 GHz Schottky 105
Barrier GaAs IMPATT Diodes
66 Illustration of Individual Device Lifetime vs. 106
Accelerated Test Temperature Before Determination
of Early Failures
67 DC Accelerates Stress Test Data for 20 GHz Schottky 107
Barrier GaAs IMPATT Diodes
68 Scottky Barrier Diodes Combined Lognormal Plot 108
69 Arrhenius (Regression) Line Plot 109
70 DC Accelerated Stress Test Data for 20 GHz Grown 110
Junction GaAs IMPATT Diodes
71 Illustration of Individual Device Lifetime vs. Ill
Accelerated Test Temperature Before Determination
of Early Failures
VI
LIST OF ILLUSTRATIONS (Continued)
Figure Page No.
72 DC Accelerated Stress Test Data for 20 GHz Grown 112
Junction GaAs IMPATT Diodes
73 Grown Junction Diodes Combined Lognormal Plot 113
74 Arrhenius (Regression) Line Plot 114
75 Low Temperature Stress Test Data Summary 116
76 Medium Temperature Stress Test Data Summary 117
77 High Temperature Stress Test Data Summary 118
78 Current Voltage Characteristics (I-V) (Typical) 120
79 Increase in Junction Test Temperature as a Function 121
of Thermal Resistance Increase with Time (Grown
Junction)
80 Pre and Post Test Relations of 9
 h and Pin(DC) 122
81 Initial and Final Thermal Data 123
82 Schottky Barrier and Grown Junction Doping Profile 125
Summary (Typical)
83 Doping Profile Reconstruction (Using C-V Data) 126
84 External Visual Inspection of Failed IMPATT Diode 128
85 Internal Visual Inspection of Failed IMPATT Diode 129
86 Internal Visual Inspection of Failed IMPATT Diode 130
87,88 SEM Analysis of IMPATT Diode 134,135
89 X-Ray Spectrum Analysis 136
90-93 SEM Analysis of IMPATT Diode 138-142
94 Average RF Stress Test Data Summary 147
95-98 SEM Analysis of Thermal Effects 149-155
99 Recommended IMPATT Diode Processing and Fabrication 160
Improvements
100 20 GHz IMPATT Diode Screening 162
101 Recommendations for a Second Phase Reliability 165
Assessment Program
vn
FOREWORD
This final report covers work done under NASA/Lewis
Research Center (LeRC) contract NAS3-22491, describing
the tasks and efforts performed from June 1981 to September
1983. The program was managed for NASA by Mr. G.J. Chomos,
Space Communications Division, LeRC, and for LNR by Mr. J.R. Asmus.
The authors greatfully acknowledge the insight and
understanding provided by M.F. Millea, The Aerospace Corporation,
towards the successful completion of the failure data
assessment and statistical analysis. The interest and support of
E.J. Calucci and E. Doyle, Jr. of the Rome Air Development
Center is greatly appreciated. Pulsed RF measurements
and data provided by V. Higgins and A. Paolella of
ERADCOM, Fort Monmouth, are greatfully acknowledged. ., The
assistance received from P. Lyons and D. Sterner, Standard
Microsystems, Inc., during SEM analysis is very much appreciated.
Extended failure and statistical analysis described in this
report was performed by LNR during a four months period following
program conclusion.
Vlll
ABSTRACT
This final report describes the work done under
NASA/LeRC contract NAS3-22491, "20 GHz Single Drift GaAs
IMPATT Diode Reliability Assessment". Covering a period
of performance from June 1981 to September 1983.
The reliability assessment of Schottky barrier and
Grown junction IMPATT diodes consisted of several different
engineering tasks, including the fabrication and procurement
of 20 GHz GaAs IMPATT diodes, design and implementation of
accelerated stress test equipment, conducting actual accel-
erated stress testing, perform failure and statistical
analysis.
The results of this initial reliability assessment
defined major failure mechanisms, diode modifications,
future reliability efforts, screening procedures and operating
lifetimes of unscreened 20 GHz GaAs IMPATT exceeding those
previously projected.
Lifetimes extrapolated from the herein described life test
data are:
Schottky Barrier GaAs Diodes C°fM) > 3xl04 Hours
Grown Junction GaAs Diodes ( TM) > 2x10 Hours
Furthermore, the results demonstrate the viability of
GaAs IMPATTs as high performance, reliable RF power sources,
which, based on the recommendation made herein, will surpass
device reliability requirements consistent with a ten year
spaceborne solid state power amplifier mission.
IX
I. INTRODUCTION
i-0 Summary
Solid state power amplifiers (SSPA) represent an attractive
cost effective and reliable replacement for traveling-wave tubes for
applications in the 30/20 GHz communications satellite technology.
The 20 GHz down link SSPA may be used in applications that require up
to 20 Watts of RF Power. Two solid state designs are currently under
development, the field effect transistor (FET) and the impact avalanche
transit time diode (IMPATT).
GaAs IMPATT diodes are well known for achieving high output
powers and efficiencies. FET devices need more development to achieve
the equivalent power and efficiency. Thus, the IMPATT diode appears
to be the more qualified RF power generator for the next generation of
EHF satellites.
A major limitation to the general acceptance of 20 GHz GaAs
IMPATTs for system and spaceborne use is the question of reliability.
The demonstrated performance of these devices is indeed most impressive.
It also appears that extensive reliability data on power FETs operating
at lower frequencies (8 GHz) is used to predict a short operating life-
time for IMPATT diodes that operate" at a junction temperature between
200°C and 250°c. This is a misconception since a 200°C temperature
range is acceptable for IMPATT operation and not for FET due to the
drastic differences in device construction. There are two major reasons
for IMPATT diode reliability predictions of median failure times of 10
hours at an operating junction temperature of 240°C:
* simple device geometry and structure;
* simple device processing technology allowing greater
flexibility in selecting contact metal structures including
a non-ohmic substrate contact ^ .
The accelerated life testing, conducted over a period covering
December 1981 through September 1983,had the following basic objectives:
* establish early and wear out failure regions;
* Project preliminary operating lifetime of single drift GaAs
IMPATT diodesj
* define process and assembly modifications and optimizations;
(1)
* establish screening tests to enhance the reliability of
devices to be tested*
* ultimate device reliability to be consistent with a ten
year spaceborne Solid State Power Amplifier (SSPA) mission.
The Phase I reliability assessment program described in this
final report was directed towards the development of first order reli-
ability information and definition of recommendations for Phase II
reliability study ultimately leading to the fabrication of high-reli-
ability IMPATT diodes. IMPATT diodes are subjected during operation
to higher stresses by electric field, current density and junction
temperature then other microwave and millimeter wave solid state devices
with proven high reliability. The purpose of this reliability study is
to define operating reliability characteristics of high frequency CW
IMPATT diodes consistent with an ultimate:reliability requirement of a
ten year spaceborne mission. Diodes studied under the program included
single drift low-high-low (L-H-L) profiled gallium arsenide (GaAs)
Schottky barrier junction diodes fabricated at LNR and commercially
purchased (VARIAN) devices fabricated from single drift high-low (H-L)
profiled GaAs with an epitaxially grown p-layer. The low-high-low
structured epitaxial GaAs was grown in a vapor phase (VPE) system,
whereby molecular beam epitaxy (MBE) was used to grow the p-high-low
profiled structure, thus affording a comparison of epitaxial growth
systems. During the development phase, LNR fabricated Schottky barrier
IMPATT diodes from both the VPE and MBE grown GaAs. The selection of
the VPE grown material for this program was based on the preferred
profile and not the specific technology. The devices were not subjected
to a pre stress test screening in order to establish an early failure
region to help design a cost-effective screening method and operational
burn-in.
Considerations for cost and time schedules regarding accelerated
high temperature stressing were deciding factors in selecting the
constant DC stress test configuration at three predetermined high stress
temperatures (three data points is the minimum data required for the
construction of an Arrhenius reaction rate plot). The required cor-
relation between RF and DC stressing as well as the RF performance
degradation due to stressing was investigated and defined during the
(2)
course of the program. All devices were checked for hermeticity, and
X-Rayed to determine the condition of the sealed device cavity, e.g.
shape and position of ribbon and chip contact. Furthermore, the devices
underwent complete DC and RF characterization, including thermal re-
sistance measurements prior to thermal stressing.
In all, the following diodes were fabricated and in the case
of the Varian diodes, procured, characterized and stress tested
during the reliability assessment:
A. Schottky Barrier (M/S) Diodes fabricated from
single drift L-H-L epitaxial GaAs grown by VPE.
Diode Type: Standard Experimental
Stress tested: 105 20
B. Grown Junction (P/N) diodes fabricated from single
drift H-L epitaxial GaAs grown by MBE.
Diode Type: Standard Experimental
Stress tested: N/A 19
C. Grown Junction diodes procured from Varian Associates.
Diode Type: Standard Experimental
Stress tested: 60 N/A
The reliability assessment of presently available single drift
IMPATT diodes has revealed a significant failure mechanism which poses
a substantial reliability problem, indicating necessary modifications
to current fabrication methods. The information uncovered during the
reliability study and reported herein will be of great value to the device
manufacturer and end-user, ultimately leading to a high confidence level
in IMPATT solid state power amplifier technology.
The statistical analysis of the accelerated stress test data,
extrapolated to an operating junction temperature of two-hundred degrees
centigrade, projected operating lifetimes of 3x10 hours and 2.1x10
hours for the 20 GHz Schottky barrier and grown junction single drift
gallium arsenide IMPATT diodes respectively.
(3)
Furthermore, with the implementation of process and assembly
modifications, in conjunction with newly defined screening procedures
and device type recommended herein, the 20 GHz single drift GaAs IMPATT
diode will be established as a highly reliable millimeter wave RF
power source, more than capable of meeting a ten year space mission
requirement.
(4)
2.0 Reliability Physics - General
The well known "bath tub" concept of three
fundamental failure rates corresponds to early failures (high
failure rate), the useful life region (low failure rate) and
ultimate wear-out failures, is typical for all long-life semi-
conductor devices. For a given device lot to fal l within
the low failure rate region early failures need to be eliminated
through effective screening and realistic burn-in, without
consuming excessive operational lifetime. Therefore, one of
the projected outputs of this study is the definition of a
device burn-in schedule.
In general the early failure rate is identified on the typical
failure rate vs. time distribution for semiconductor devices
as decreasing with time and relates to faulty devices having
an infant mortality rate. Screening/burn-in procedures which
are utilized must raise the infant mortality rate so as to
minimize the operating life failure rate by eliminating all
defective devices during this early failure period.
A statistical analysis addressing the wearout failure
region, where the failure rate begins to increase again is
provided in Appendix 'B1 , The wearout region is normally investigated
by accelerated aging via constant stress testing in order to shorten the useful
lifetime and make this study possible within a reasonable program schedule. The
average time to wearout failure is best described b$r the Arrhenius reaction rate law:
\
E
Where,
/T'M = median lifetime hours
*V = preexponential constant, hours
E = activation energy, eV
cl
k = Boltzman's constant, and
T = absolute temperature, K
(5)
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To arrive at an Arrhenius dependence, devices are accel-
erated-aged at a minimum of three elevated temperatures. At
each of these temperatures a normal probability graph, where
the abscissa is calibrated in terms of the normal cumulative
distribution function, is generated and plotted on a normal
probability graph vs. the log of the time-to-failure. Any
normally distributed random function will plot as a straight
line versus the normal cumulative distribution function with
the mean at 50% and the standard deviation, <y , typically between 0.5
to 2.0 for mature fabrication processes represents the slope of the
line. One standard deviation will be the variation between
the 50% function value and the 16% or 84% values. A normally
distributed log function is indicative of a straight line,
whereby an S-shaped curve would indicate an infant mortality problem.
Finally, a plot of log time-to-failure versus the
reciprocal of temperature should be a straight line establishing
the proportionality of log time to inverse temperature required
by the Arrhenius equation.
In order to justify the assumption that the failure
mechanism follows the Arrhenius reaction rate, the condition
of a normally distributed log function with equal standard .
deviations at each temperature and a linear relationship to the
reciprocal temperature must be met by the time-to-failure. The
resulting straight line will enable the extcapolation of a median
operating life time at the projected operating junction temperature,
3 ..0 Failure Mechanism
In the past, various technical reports on IMPATT diode
and/or power FET reliability have investigated and identified
failure mechanisms in Schottky-barrier junction devices.
The reaction of the preferred barrier metal platinum with gallium
arsenide is well know by now and so are the effects of acceptor
(7)
formation and net donor density reduction in the heavily doped spike
region of L-H-L IMPATTS, with optimized layer thicknesses. Keeping
o
the platinum thickness below 200 A the reaction with the GaAs will
stop due to the exhaustion of unreacted platinum before device per-
o
formance degradation becomes excessive. A layer of titanium (1500 A
o
to 2000 A) is added to prevent further GaAs reaction by acting as a
gold diffusion barrier, gold being the final metal used for the three
metal structure selected for the IMPATT diodes studied in this program.
Indeed, the post test profile reconstructions carried out on both the
Schottky barrier and grown junction diodes showed practically have no
change from the original pre-test profile.
Other potential failure mechanisms are identified with surface
breakdown and surface states resulting in conduction and degraded
current-voltage characteristics. In addition to crystalline defects
and electro-migration of the ohmic or barrier contact will further
effect the slow degradation of the device.
Clearly, failure mechanisms contributing to infant mortalities
within the early failure region include defects due to material process-
ing and device assembly, e.g. incomplete bonds and excessive bonding
pressures.
Grown p-layer devices are much less contact metal dependent
as the active n-region is isolated from the anodic metallization by
the p-layer. Gradual degradation of these and Schottky barrier devices
must therefore be the result of yet another failure mechanism.
In this respect, a major degradation during accelerated DC
stress testing was an observed random change of the input current
and voltage, resulting in a general trend of a decrease in the DC power
dissipation during testing. Subsequent DC measurements of diodes with
a change in dissipated DC power of more than one Watt showed however
a major increase in the thermal resistance, (which after the appropriate
calculations)established a much higher junction stress temperature than
scheduled. A corresponding decrease in the oscillator output power was
also measured. Relatively uneffected were the current-voltage and ca-
[8)
pacitance-voltage characteristics as. well as the operating frequency.
The above observations together with other temperature related obser-
vations made earlier in the program clearly identified a failure
mechanism associated with the gold-tin bonding material used for mount-
ing the chips to the diode packages. Various experiments substantiated
this very important and unexpected observation. The results achieved
with a limited number of experimental diodes with modified metal struc-
tures and bonding procedures were exceptionally good. Therefore, to-
gether with closely monitored and controlled fabrication procedures a
highly reliable and stable IMPATT diode is achievable, suitable for
the ultimate usage of the IMPATT SSPA technology for ground and space-
borne missions.\
4.0 Failure Criteria
For the purpose of obtaining a maximum post test data base, an
IMPATT diode was considered to have failed, if one of the following
conditions occurred:
* catastrophic Failure with the diode either
electrically open or shortj
* stress Test circuit trip points were set 5 volts
and 200ma above the voltage and current inputs
respectively;
* the actual onset of degradation in any of the
monitored DC characteristics resulting in any
of the above failure modes within five hours;
* termination of stress testing when none of the
above criteria occurred, but significant changes
in leakage current and input power (DC power
dissipated) were observed;
(9)
II. TECHNICAL DISCUSSION - IMPATT DIODE
1.0 Introduction
The basic properties of the IMPATT diodes used for the
reliability are described in this section, including specific
GaAs material parameter and doping profiles. Furthermore,
device design and structural configuration as well as thermal
consideration are discussed.
IMPATT diodes can be realized from various doping
profile designs. The preferred profile structures utilized
for the fabrication of devices used in this study were the
single drift low-high-low (L-H-L) and high-low (H-L)
profiles-. Theory of operation predicted better performance
specifically, higher RF output power (Po) and DC to RF con-
version efficiency ("^ ) , for the L-H-L Schottky-barrier GaAs
devices as compared with the H-L grown junction GaAs devices.
However, the average performance achieved did not favor one
structure over the other.
Reliability data on both diode designs "will assist in making
recommendations for selecting the optimum design for the
ultimate SSPA application.
(10)
SINGLE DRIFT GAAs DOPING PROFILES
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2.0 L-H-L Schottky-Barrier IMPATT Diodes
2.1 Objectives
For the purpose of obtaining first order reliability
information, a relative broad data base must be established.
Specifically, the question most often raised with respect to
repeatability of state-of-the-art epitaxial GaAs growth needs to
be satisfied first. To achieve this, LNR fabricated the diodes to
be tested from various previously, performance qualified, wafers.
Failure mechanisms identified during the initial reliability
study, which appear to be common to the various wafer/
material lots will lead to defining process and assembly
optimizations. After the device improvements have been
implemented subsequent reliability studies need to address
statistical requirements by stress testing devices fabricated
from one- epitaxial GaAs wafer (depending on the
available wafer area, one wafer may yield up to several thou&and
chips).
The optimum design of a L-H-L GaAs IMPATT diode for
sufficient RF power output and DC-RF conversion efficiency
consistant with good current-voltage (I-V) characteristics
having stable and sharp reverse voltage breakdowns (Vg) and
tolerable thermal resistance (0,,,,,) represents the tradeoff
1 I!
between many competing factors. The key dimensional parameter
is the distance (Xp) of the Schottky-barrier surface to the
center of the high doping spike. Diodes having a relative poor
breakdown characteristics still perform satisfactorily during
oscillator measurements, but generally demonstrate a short oper-
ating lifetime. Therefore, good I-V characteristics were
emphasized rather than optimum RF performance, which also helped
in keeping .the device cost reasonable.
(12)
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2.2. IMPATT Chip Processing
Accordingly, the GaAs material was processed, taking
the aforementioned criteria into consideration. The developed
process flow shown enabled LNR to realize IMPATT chips with an
average thickness of 10 to 12 microns and achieve stress-free
chip separation.
Au/G£
 f EVAPORATED
Au J
GAAs SUBSTRATE \
 £PITAXIAL LAYERS
GOLD PLATED CONTACT (HEATSINK)
(ACTIVE REGION)
FIGURE 4.
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2.3 IMPATT Chip Packaging
Prior to mounting the chips are examined at a magnifica-
tion of 150X to 600X for potential mechanical on physical
defects. This is followed by checking the forward voltage
drop (Vf), the breakdown voltage (VQ) and the junction cap-
acitance. At the same time a short (20 to 30 sec.) current
stress (lOOma) is applied to eliminate unstable or weak chips.
The chips are mounted into preselected and cleaned
packages using a gold-tin (80/20) eutectic solder. The amount of solder
is kept to an absolute minimum to assure flatness and maximum heat
flow.
In general the contacting ribbon is first attached to the
dielectric support or enclosure by means of TC-bonding or
parallel gap welding. Initial contacting to the chip is
again achieved by means of soldering with a minute quantity of
Au/Sn solder (grow junction diodes were TC-bonded).
The junction capacitance is then reduced in discrete
steps and RF tested until optimum performance is achieved.
The diodes are dried in a dry nitrogen atmosphere at
150 C for 4 to 8 hours. Without removal from the nitrogen
atmosphere the diodes are then sealed in a dual step process
previously developed at .LNR for space borne applications.
(16)
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3.0 .H-L GROWN JUNCTION IMPATT DIODES
3.1 Objective
Although, H-L grown junction IMPATT diodes were avail-
able at LNR, it was decided to utilize commercially available
devices from a second source in the reliability study.
Moreover, identical devices from the same source were eval-
uate, at LNR during the development of a 20 GHz communications
solid state power amplifier (AFWAL-TR-83-1142) .
3.2 Procurement
In all seventy five (75) IMPATT diodes were purchased
from Varian Associates according to the following specifications:
Frequency Output: 20.0 GHz +1.0 GHz @ P max.
Power Output: 1.5 Watts minimum
Thermal Resistance: 30°C/Watt maximum
Efficiency: 16% minimum
Material processing and assembly data will be retained by
Varian Associates, to be available for failure analysis if
required.
3.3 Device Assembly Summary
The assembly concepts employed by Varian and LNR as shown,
were quite similar with the exception of minor proprietary
procedures, which were determined to have no impact on the
accelerated stress test data.
(18)
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4.0 THERMAL CONSIDERATIONS
The preferred bonding material used for the device
assembly is the eutectic gold-tin (Au/Sn) solder. The selection
was based on the results of evaluating various eutectic high
temperature solders, including gold-germanium and gold silicon.
The Au/Sn - compound has a strong affinity to combine with .
available gold, namely the package and heatsink gold plating
and/or chip contact and ribbon. According to the Au/Sn phase
diagram, which is extremely sharp, small compositional
changes result in substantial increases in the melting or
plastic temperature of the compound. This fact enabled the use
of the Au/Sn solder for three different operations (chip mount,
ribbon bond, sealing) during device packaging without incurring
unwanted chip movement.
However, the affinity toward compositional change devel-
oped, into a major failure mechanisms during accelerated DC
stress testing. In a subsequent section this failure mech-
anism will be described in more detail.
Secondly, with one of the junction temperatures scheduled
to be 345 C, a temperature profile was developed based on the
highest junction stress test temperature and the calculated
thermal impedances at the appropriate temperatures. The highest
temperature, as shown on the profile,the Au/Sn would be subjected
to at the chip to package interface is between 240°C and 250°C,
well below the 280°C eutectic temperature.
(20)
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5.0 IMPATT DIODE CHARACTERIZATION
The evaluation of each of the IMPATT diodes fabricated
as described previously included the measurement of:
• DC current-voltage (I-V) behavior, including the
diode forward (Vp) and reverse (VB) breakdown volt-
ages, and the leakage current (1^ measured at 50%
of the lOua reverse breakdown voltage);
• Qapacitance-voltage (C-V) measurements taken at zero
bias, minus 3 volts and near the reverse breakdown.
In addition, two diodes of each metalization lot
are used for profile reconstruction (as described
previously) to identify potential processing related
changes and barrier interface instabilities^
• thermal resistance (©th) to determine diode junction
temperature and to identify problems associated with
the chip and/or contacting ribbon bondsj
• RF parameters, such as power output (Po), operating
frequency, DC-RF conversion efficiency ("£) operating
voltage and current.
The thermal resistance measurement configuration developed
at LNR, utilizing a unique refinement of the Haitz* method
eliminates all frequency-dependent components, except for one
blocking capacitator, permitting small signal CW measurements
as opposed to the usual pulse method. The measurements are
made through a high series resistance, thus protecting the
device under test. A major advantage of this measuring method
is a highly flat frequency response up to 20 MHz as compared
to an upper limit of only ~»3 MHz on the part of other related
methods. Therefore, it is possible to measure thermal response
times of £50 ns. The overall accuracy of the thermal resistance
measurements is typically within four percent. The one
limitation of measuring thermal resistnace as described is that it
is breakdown voltage dependent, e.g. devices with degraded I-V
characteristics can not be measured accurately.
* R.H. Haitz, H.L. Stover and N.J. Tolar, IEEE Trans. Electron
Devices ED-16, pg. 438 (1969)
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THERMAL AND RF MEASUREMENT SYSTEMS
COMMUNICATIONS
rh
DC
*jwe» suwvr
KEPCO O-20OVOC 1kA/Wi
A, THERMAL RESISTANCE MEASUREMENT CIRCUIT
FIGURE 9.
BLOCK OtdGRAM OF OSCJU.ATOR MEASUREUENT SETUP
FOR 20 GHz IMPATTS
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THERMAL RESISTANCE
LOT NO. DATE:
DIODE NO. NAME:
MEASURED DATA:
T = 40 C
R = 10mA
VB =
T = 50 C
= 10mA
VB " V
AT
Av,,
f = 10 MHz f = 30 Hz T = 40 C
V
VR
CALCULATED DATA:
V,.
V.R-
DK.
B
= 10 mA
V
1. SPACE CHARGE RESISTANCE (R__ measuring frequency = 10 MHz)
5 C
R
vo
 -sc X 95 = ohms
2. TOTAL RESISTANCE (RT measuring frequency = 30 Hz)
_ - V,
RT ~ I V« -
3. THERMAL RESISTNACE (©..,)th
X 95 = ohms
FIGURE 10.
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T
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Devices accepted following the fine and gross leak
measurements were evaluated via X-Ray photography to
determine the internal (e.g. inside of sealed package)
physical condition(s) of chip, ribbon, seal and bonds. The
X-Ray examination was carried out on all devices used in
this reliability study.
(26)
X-RAY PHOTOGRAPH EVALUATION
COMMUNICATIONS
X-RAY PHOTOGRAPH OF A GOOD IMPATT DIODE
• GOOD SHAPE OF RIBBON
• NO EXCESS METAL IZATION
ALONG THE SIDES
X-RAY PHOTOGRAPH OF A MARGINALLY ACCEPTABLE IMPATT DIODE
• GOOD SHAPE OF RIBBON
• NO EXCESS METALIZATION
ALONG THE SIDES
• ONLY THREE FOURTHS OF
• THE CONTACT IS BONDED
TO THE RIBBON
X-RAY PHOTOGRAPHS OF REJECTED IMPATT DIODES
• GOOD SHAPE OF RIBBON
• NO EXCESS METALIZATION
ALONG SIDES
• PARTIAL BOND OF CONTACT
RIBBON- CAUSE OF REJECTION
FIGURE 12. ,21)
A complete history of the DC and RF characterization data
of device lots "ultimately used for accelerated DC stress testing is
shown.
LNR Lot definition
Lot No.: (83-8) 83-16B G380-4
Where:
(83-8) = Fabrication Request
(83-16B) = YEAR - WEEK, Assembler Identification
G380-4 = Wafer # - Metallization Processing Lot
In addition each device started during fabrication is
serialized, the serial number cannot be reassigned.
(28)
DC AND RF DATA
COMMUNICATIONS
1OT » (83-8I83-16B G380-4
IMPATT DIODE ACCEPTANCE TEST - DC DATA
V= VOLTS C = pF Ir = NANQAMPS (It @ .5VB 9 lOua)
UNIT «
1555B
1559B
STEP I OF PROCESS FLOW
DC DATA DATE: 5/10/83
Co
10.886
10.914
C^-3
9:272
9.283
IL
70
12
9th
28.9
28.8
Vf
g lOua
.47
.48
91 ma
.70
.70
•
VB
@10ua
10.6
11.2
@ 1 ma
12.4
12.6
FINAL PRE STRESS TEST
DC DATA' DATE: 6/6/83 •
Co
10.893
10.92(
C-3
9.279
9.289
JL
30
12
'th
29.10
29.41
V
9 lOua
.45
.47
:
@1 ma
.69
.67
'
 VB ' '
glOua
10.6
11.8
@1 ma
12.4
12.6
IMPATT DIODB RP - TEST DATA
tor * (83-8)83-168 G380-4 •• .
UNIT *
' I555B
15S9B
STEP F-2 PROCESS FLOW . ..,„.„,
RF DATA DATE 5/IC1/B3
Io
.313
.292
vn
26.2
.26.8
«n
19,20
19.85
PO
1.35
1.19
n(%)
16.5
15.2 •
SP/PN
50
35Kfi
50
350/^
AH
F1MAL PRE STRESS TEST RF DATA
 DATE 6/6/83
'o
.339
.307
V
27.2
27.9
'w
9.22
8.57
po
1.47
1.44
?n
7.75
7.13
«o
19.11
19.18
n(V
15 9
16.8
SP/PN
50uy*
60
J2X56
(-
Note; SP/PN - denotes oscillator tuning information
FIGURE 13.
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III. TECHNICAL DISCUSSION - ACCELERATED CONSTANT
DC STRESS TEST FOR 20 GHz IMPATTS
1.0 Introduction
Stress tests should be designed to accelerate failure
mechanisms so that a device which would fail under normal
operating conditions in millions of hours will fail orders of
magnitude sooner. Certain reactions are known to be temp-
erature dependent without incurring secondary electro-
micration effects. In such cases it must be determined if
the reaction follows the Arrhenius equation,
The determination of whether or not the progress
follows the Arrhenius dependence is a multi-step operation
and that for a single failure mechanism which has been
experimentally observed (4,5) the following criteria apply:
• the probability density function (pdf) at a
constant temperature and applied electrical stress
is log normalj
• the logarithmic variance is independent of
temperature^
• the median lifetime follows the. Arrhenius
dependence, (shown schematically)
Thermal stressing as a means of accelerated aging
of semiconductor devices is an accepted and widely utilized
form of assessing the reliability of such devices. '
The diodes tested are conventional 20 GHz single drift
GaAs IMPATTs and were not subjected to any thermal or electrical
stressing to. remove early failures.
(30)
ARRHENIUS REACTION RATE CHART
SAMPLE COMMUNICATIONS
1,000,000
100,000
10,000-
co
ce
S3 1,000.
100
10-
345
I
321 299
1,6 1,7
FIGURE 14.
EA = 1.75EV
0 CALCULATED MEDIAN
LIFETIMES
200°C
1,8 1,9 2,0
1000/T(°K)
2,1 2,2
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In configuring a design for accelerated device aging, a
concise work plan was developed comprised of the six major tasks.
1. Design and implement thermally accelerated
stress test.
2. Design and fabricate stress test rack.
3. Conduct the required number of stress tests
for each diode type.
4. Experimentally verify observations made during
the diode fabrication and stress testing.
5. From the stress test data construct cumulative
failure vs. time to failure and Arrhenius reaction
rate plots.
6. Perform failure analysis as required.
(32)
2.0 Design and Implementation of Thermally Accelerated
Device Aging
Taking into consideration the guidelines set forth in
an "Accelerated Tes.ting Model" the selection of the number
and choice of temperatures used to thermally accelerate device
aging are a function of the following considerations. The
lowest stress test temperature must be consistent with the program
schedule of eighteen months. Selection of the highest test
temperature is clearly a function of the diode bonding materials
used and the start up system stabilization, e.g., the projected
median lifetime must be sufficiently long to enable accurate
monitoring and measurements following completion of start-up.
Placing a number of diodes at a third temperature, midway between
the two extremes will enable the construction of the required
Arrhenius reaction rate plot with acceptable accuracy and indicate
an earlier trend of the stress data, signified in the activation
energy (Ea).
The following equations were used in determining the
stress test temperatures. It must be noted, that certain assump-
tions and/or projections were required since actual data was not
available to complete the calculations.
Standard deviation (cf) equation
</= AnJ -—- \ OR
Where:
t-^g = Time to failure of 16 percent of sample.
fc50 = Median time to failure of 50 percent of sample
tg4 = Time to failure of 84 percent of sample
(33)
The standard deviation is assumed to be equal to 1.0,
which is characteristic of a reasonable mature and well-con-
trolled process (acceptable variance range is 0.5 to 2.0).
Activation Energy (Ea) Equation
fr-)K
Ea = eV
_1 1_
rp rn
1 2
Where:
K = Boltzmann's constant (8.625xlO~5 ev/°K)
T^ and T2 = Low and High Temperatures (°K) respectively
t^ and t2 = Median life.(Hrs.) at T^ and T2 respectively
The activation energy is assumed to be 1.75eV, furthermore
projecting a median life at a given temperature will permit the
calculation of a second temperature consistent with a desired
median life.
Estimating a median life of 90 hours (t , = 33 hours) and
using a miximum safe test temperature of 345°C based on the
aforementioned thermal profile, the remaining test temperature
wer derived:
T = ~HIGH
TMEDIUM
TLOW = 299°C
(34)
PROJECTED HIGH TEST TEMPERATURE (T = 345°C)
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3.0 Preferred Stress Tes.t Approach
Ideally, the IMPATT diodes should be thermally aged at
an accelerated rate under actual operating conditions for max-
imum confidence in the reliability, data. However, high cost of
accelerated aging under RF stress and temperature related circuit/
device matching and monitoring of large number of devices make
the accelerated operational aging impossible. Consequently,
it was decided to employ a constant DC stress test at three pre-
determined elevated junction temperatures. For completeness of
the reliability data and to establish correlation between RF and
DC stressing, it was initially proposed to include accelerated RF
stressing on a small sample of IMPATT diodes. /'
Subsequent experiments addressing the RF Stress testing
configuration however revealed a sharp degradation of the RF
performance at elevated baseplate temperatures. Unable to
achieve the required stress test temperature without the
collapse of the oscillation mode in spite of making the app-
ropriate circuit adjustments, efforts to implement accelerated
RF stressing were discontinued. Experimental observations
are described in more detail in Appendix- 'C":
In achieving the desired DC junction stress temperature it was
decided not to overstress"the diodes electrically and/or
thermally, since in either case" unrelated failure mechanisms
may be activiated, which have no bearing on the actual reliability
of the device under test. Thus, the accelerated constant temper-
ature DC stress testing was carried out by first measuring the
thermal resistance, the DC power input and the RF power output of
each diode measured in a 20 GHz oscillator test mount. Secondly,
the baseplate temperature (Tjjp) of the test fixture was brought
to a predetermined level, which was based on the average thermal
resistance of the device test lot and the stress temperature. The
(36)
baseplate temperature was held to a maximum-of 150°C to minimize
any .potential thermal effects on fixture components and be consis-
tent with device related constraints described in a later section.
Finally, adding to the thermal resistance of the diode a correction
factor resulting from a change in thermal resistance due to an
increase in temperature and thermal impedance of device mounting
interfaces, back biasing the diode into avalanche until the dissi-
pated DC power raises the junction stress temperature to its required
level.
The DC power dissipation was limited to 90 percent of the power
dissipated during oscillator measurement and is given by:
T — ft Q/P — P ^ 4- T
J ~ TH(TOTAL) v DC RT; BP
T = ft CP ) 4- T
J TH(TOTAL) V D1 BP
where:
TT = Diode Junction Stress Temperature (°C)j
T^ -. = Baseplate Temperature (°C)
DC
mt,,_^m_T> = Thermal Resistance of diode and correctionTH(TOTAL)
 factor (oc)
P_ = Power dissipated during oscillator measurement
P = (P -P 1=1 V
D l DC RF; '''IN IN
(37)
4.0 Stress Test Rack
The following design and functional concepts served as
guidelines for the fabrication of the required stress test
rack.
Design Concept
• Temperature controlled diode stress test fixture
• Series resistance controlled diode bias with constant
voltage source
• Fast speed protection circuit to prevent excessive
current at the time of failure (in addition to power
shut down)
• Elapsed time meter (non-resetable)
• Individual diode adjustable voltage and adjustable
current
• Diode "Turn-On" transient protection
• Room Temperature to 170°C operating baseplate
• 5 to 50 volt and 0 to 1 ampere operation
• Nanoampere leakage measurement capabilities
Functional Concept
• Capacity - 24 individually controlled diode test positions
(20 required number of diodes to be tested plus 4 experi-
mental diodes)
Monitoring
• Individual power input
• Individual operating time
« Individual diode over-voltage and over-current
shut down
• Monitoring diode parameters during testing without
disturbing the other diodes
(38)
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5.0 Stress Test Procedures
For the implementation of the thermally accelerated
constant DC stressing of 20 GHz IMPATT diodes an operational
test procedure (LNR No.: 119012992) was developed consisting
of the following major operations.
• preparations of the stress test rack prior
to start-up include safety and operational
functions)
• diode loading and in system measurementsj
• temperature controller turn on and adjustment,
• DC-bias current adjustment for the required
power dissipation;
• in-situ tests and diode measurements (as shown);
• monitoring schedule (as shown).
Monitoring of the device parameters is less than one
minute per device. Measurements are made while input power is
appropriately reduced on each diode individually, e.g. stressing
is interrupted for less than one minute.
(41)
TEST PROCEDURE
COMMUNICATIONS
TEST TEMPERATURE
HIGH
MEDIUM
LOW
MONITOR SCHEDULE
• EVERY HOUR FOR 24 HOURS
UNTIL 84% CUMULATIVE FAILURE.
• EVERY HOUR FOR THE FIRST
24 HOURS
• EVERY HOUR FOR 16 HOURS PER
DAY UNTIL 168 TEST HOURS
ARE ACCUMULATED
« EVERY 2 HOURS PER WORKDAY UNTIL
84% CUMULATIVE FAILURE
• EVERY 2 HOURS PER WORKDAY
UNTIL 168 TEST HOURS ARE
ACCUMULATED.
• EVERY 2.5 HOURS PER WORKDAY
UNTIL 84% CUMULATIVE FAILURE.
MONITORED PARAMETERS
FORWARD VOLTAGE
BREAKDOWN VOLTAGE
LEAKAGE CURRENT
BASEPLATE TEMPERATURE
INPUT CURRENT
INPUT VOLTAGE
D.C. POWER INPUT
TIME OF MEASUREMENT
FIGURE 18.
(Vp) AT IMa
(Vp) AT lOMa
(V_) AT IMa
(VB) AT lOMa
(Vn) AT 50Ma
£5
(V_) AT lOOMa
D
(IT) MEASURED AT .5 Vn(10liA)Li a
(TBP
(VIN)
(PIN>
(HRS)
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6.0 Start-up Description
Device scheduled for stress testing are grouped
according to the measured thermal resistance in order to
accommodate previously noted thermal and electrical stress
criteria.
The diodes are placed into individual diode holders
and installed into the test fixture. Initial in-system
measurements are taken at room temperature (~* 25 C) and
include the forward and reverse voltage at the noted
current levels and the leakage current (IjJ. The leakage
current is measured at fifty percent of the reverse break-
down voltage as measured at a lOua current level. At this
time the baseplate temperature is brought to the prede-
termined level and allowed to stabilize. With a maximum
base plate temperature of 150°C, no operating lifetime is used
up during the time period needed to finalize the start up sequence,
The above voltage and leakage current measurements are
repeated once the baseplate temperature has stabilized. As
anticipated, the high temperature measurements differ in
that they are generally higher than the room temperature
values.
Individually, the diodes are then biased in the
reverse direction until the required level of DC power
dissipation is reached via coarse and fine current adjustments.
Once the proper power level is set the power is turned
off until all diodes have been adjusted in a like manner.
Following completion of the iniatial bias adjustments
the power to all diodes is turned on. The diodes are rechecked
for the correct power level and readjusted .as required.
(43)
Prior to powering up the diodes the input current and
voltage trip points are set for each diode and the
time on the hour meter is recorded for each diode test
circuit.
The above procedure will greatly minimize temp-
erature related increases in the thermal resistance. Data
analysis at the conclusion of the accelerated stressing
indicated a strong correlation between temperature, time
and thermal resistance. A major deficiency of the current
stress test configuration is the inability to measure the
thermal resistance, which during the concluded tests
seemed to change substantially. A recent paper on silicon
10 \
IMPATT diode life•testsv 'defined changes in the reverse
bias voltage at 200 mA indicative of an increase in thermal
resistance. If the change exceeded 0.5° C/W over the
previous value, new bias conditions were calculated from the
new value of thermal resistance. Verification of these
observations with GaAs IMPATT diodes needs to be estab-
lished in subsequent reliability studies.
The following example will serve as an illustration
of how the correct stress test conditions were derived.
EXAMPLE;
DIOBB TYPE: Varian, H-L Grown Junction
Serial No.: 25 Lot No.: 3717
RF Measurements: p i N = 1 0. 93W IQ= 389mA
PD = 8.74W VQ = 28.1V
PQ = 2.19W 'O = 20%
Thermal Resistance: 21.6 C/W
Correction Factor : 4.0° C/W
Total 9TH(total) : 25.6°C/W
(44)
Maximum DC power to be converted to heat during testing is
90% of P , or 7.87W, this value will serve as an upper limit
for the electrical stress point.
Diode Junction Test Temperature (T_) : 321°C
Base Plate Temperature ^TBP)• 125°C
TJ - TBP + TPIN
TPIN = 321°C - 125°C = 196°C
9TH( total) 25.6°C/W
P = 7.66W (this value is below the upper limit
IN
 of .9PD = 7.87W)
or
TPIN = (IIN X VIN) 0TH (TOTAL)
Thus, the input current is adjusted until the P value
is reached at the given baseplate temperature.
(45)
MONITORED STRESS TEST DATA
(SAMPLE)
ACCELERATED B.C. STRESS TEST DATA
LOT * 3717 VSK93SOAD
POSITION 8 DtoDE S/»
BASEPLATE TEMP 125 *C Pj|»
<rP!N
SET UP
START UP
HOUR METE;
TIKE
381.75
JS3.6
334.45
385.5
386.5
387.4
338.4
389.4
390.4
391.3
392.3
393.3
394.35
395.35
396.35
397.25
DATE
5/6/83_
?/9 /a?
5/9/83
DATA
TIME
in at
11 AN
noon
1 PM
2 PN
3 Pfl
4 PH
5 PH
6 PH
7 PH
« PH
9 PH
. 10 PM
11 PM
12 AH
I»F 1 K»
- 1 l(j
1
(
'. .89
1
 .89
.90
.90
.90
.89
.90
.91
.90
.91
.91
.92
.91
.92
TFST FUTURE P1MSICTIC Sru'C/H) »4__ _
DEVICE e^Oc/M) 21.6
25 SOI VB 3 10UA 7V_TOML flTH(°C/H) S.6 VBW
TFK> 196 °C
VF 10 H>
1 30
1 00
.00
01
01
.01
.01
1.02
.02
.03
.02
.02
1.02
1.03
1.02
1.03
-
VB1 -»
15.91
70.4
20.5
70.4
20.3
20.4
20.3
20.3
20.3
20.2
20.4
20.2
20.2
20.1
20.2
20.2
e. 34.1
'REQUIRED JUNCTION TEMP. 321 "c ACTUAL Pm<»
THEORETICAL P,,,<W) 7.6S
VB 10 iu
16.38
70 a
20.8
70.8
70 7
20.3
20.7
20.7
20.7
20.6
20.8
20.5
20.6
20.6
20.6
VB 50 HA
17.48
77 *
22.3
22.3
77.7
22.3
22.2
22.2
22.2
22.1
22.3
72.1
22.2
22.1
22.2
22.2
VB 100 HA
19.1?
til i
24.6
2H.7
24.6
21.8
21.6
24.6'
24.6
24.4
24.6
24. S
24.5
24.5
24.5
24.6
IL 9 TV
50JVB 10LK
UNA
7n»ta
17NA
70»A
20NA
?4NA
23KA
24NA
2S»A
22NA
24NA
77nA
31NA
39NA
29NA
36nA
INITIAL
/•s^n
Cfnta
CSHO
OL
O*st*
PL
t'-rtrt
fl.
mm
mu)
fftuj
muj
rrnij
mtfJ
mu)jifi
SWr'
••25.
ISO
130
1?^
126
1!0
126
129
123_
124
129
125
126
125
126
127
^ 7.S5
' IN
0
.22t
.77?
.77?
.225
.224
.225
.225
.224
.225
.224
.225
,223
.225
.224
.224
>
PAGE
BIAS -222
V IN
0
34.2
3d 1
34.1
34.1
34.2
34.1
34.2
34.4
34.4
34.2
34.2
34.4
34.2
34.2
34.2
1
'IN
0
7.64
7 61
7.6'S.
7.6 8
7.67
7.68
7.70
7.69
7.73
7.67
7.70
7.66
7.70
7.67
7.67
SET UP
START UP
LOT 1
POST I ON
BASEPLAT
HOUR KETEf
TIME
381.75
333.6
398.2'
399.2
400.15
101.15
402.15
403.1
404.1
UOS.l
106.1
406.95
108.0
409.0
410.0
410.95 '
411.9
413.0
413.9
414.9
415.9
416.85
417.85
418.8
419.8
427.9
3717 VSK9250AO
9
E TEW 125
DIODE S/H
°C (1
DATE
5/6/83
5/9/83
5/10/83
5/10/83
5/11/83
DATA
TIME
10 AH
1 AH
2 AH
3 AH
4 AH
5 AH
6 AH
7 4M
8 AH
9 AH
10 «n
11 AH
_/IOON
1 PM
2 PM
3 PH
1 PR
S P H
6 PH
7 PM
8 PM
9 PH
10 PM
1 11 P«
7 AH
VF i MA
1.16
.90
.91
.91
.92
.92
.92
92
.9? '
91
.93
92
.92
.92
.91
.91
.92
.91
.92
.92
.92
.92
.91
.92
.92
.73
ACCELERATED D.C.
25 SOX VB
P I STEW
PIN TJ
VF 10 w
1.30
1.00
1.02
1.02
1.03
1.03
.02
03
.01
02
.03
03
.03
.02
.02
.02
.03
.02
.02
.02
.02
.02
.02
.02
1.02
.49
196
STRESS TEST DATA
3 10UA 7V
PA6E_2__
TOTAL eTH(°C/W) 25.6 V,., 34.1 I,- 774
°C REOUIRED JUNCTION TENP. .
'HP'
VB 1 N»
15.94
20.4
20.3
20.2
20.2
20.2
20.4
70 3
70.4
20 4
20.4
20 3
70.2
JO. 4
20.3
20.3
20.2
20.4 •
20.2
20.2
20.2
20.3
20.3
20.3
20.3
30
VB 10 M»
16.33
20.8
20.7
20.7
20.6
20.6
20.9
20 6
20.8
70 8
20.9
70. fl
70.6
20.8
20.6
20.7
20.6
20.6
20.6
20.6
20.6
20.7
20.7
20.7
20.7
2 30
521 °C
THEORETICAL ' M H < W > 7.
VB 50 HA
17.48
22.3
22.3
22.2
22.0
22.2
22.4
22.2
22.4
22.3
22.5
22.3
72.2
22.4 •
22.2
22.3
22.2
22.3
22.2
22.2
22.2
22.3
22.3
22.3
22.3
t) S2
VB 100 HA
19.15
24.6
24. S
24.6
24.5
24.6
24.8
20.6
24.3
24.8
24.3
24.8
24.6
_2<U
24.6
24.8
24.6
24.8
24.7
24.7
24.7
24.8
24.8
24.8
24.8
5 04
IL 37V
50XVB 10u;
IDA
JOnA
33NA
33NA
33NA
34NA
34HA
33NA
44NA
33«A
34NA
36nA
32NA
_»»£
31»A
42KA
42M
48nA
41MA
45MA
43nA
VINA
42nA
42NA
42NA
INITIAL
Qrto
d<*0
$fr1
w
FIEASURED
TF^W
25
130
128
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Failure Mode; . . . .
Test Circuit was tripped at indicated time.
Failure was defined as a short, as power was removed just
prior to shorting.
FIGURE 19. (46)
IV. " THERMALLY ACCELERATED CONSTANT DC STRESS TESTS
1.0 Introduction
In order to achieve the projected outputs of the combined
accelerated stress tests, a minimum of three thermal stress
levels are required for each device type. The obtained data
is used to generate an Arrhenius reaction rate plot for
both the Schottky barrier and grown junction diodes from
which the activation energies can be calculated and lifetimes
extrapolated to the actual operating junction temperature can
be projected with reasonable accuracy.
A summary of the number of tests carried out and diodes
stressed is shown. Also shown is a device fabrication and
procurement history.
Projected Outputs
• Failure rate - early failure data
• Log-normal data and standard deviation
(cumulative failure vs. time to failure)
• Validation of log-normal data
o Median time to failure for each accelerated stress
test
o Definition of failure mechanism
• Activation energy and operating lifetime
projection from Arrhenius reaction rate plots.
• Optimized stress cest temperature recommendation
• Identification of process and packaging modifications
9 Burn-in temperature and time for early failure
screening
(47)
SUMMARY OF 20 GHz SINGLE DRIFT GAAs IMPATT
DIODES AND ACCELERATED DC STRESS TESTS COMMUNICATIONS
DIODE TYPES
• MODIFIED READ PROFILE (LHL) SCHOTTKY BARRIER (M/S)
FABRICATED AT LNR
e HIGH LOW (HL) WITH GROWN P-LAYER (G/J) PROCURED FROM VARIAN
A, SCHQTTKY-BARRIER (M/S) DIODES FABRICATED AT LNR FROM SINGLE
DRIFT L-H-L EPITAXIAL GAAs GROWN BY VPE,
STANDARD EXPERIMENTAL
FABRICATED 275 168
CHARACTERIZED 226 126
STRESS TESTED 105 20
B, GROWN JUNCTION (P/N) DIODES PROCURED FROM VARIAN WERE
FABRICATED FROM P+-H-L PROFILED WAFERS GROWN BY MBE.
PROCURED 80
CHARACTERIZED 80
STRESS TESTED 79
C, SPECIFICATIONS:
FREQUENCY (GHz): 19 TO 21
POWER OUTPUT(W): ^-1,0
EFFICIENCY (%) : >16
THERMAL RES I STANCE (°C/W): ^30
NUMBER OF STRESS TESTS
0 FOUR AT A HIGH TEMPERATURE^340°C (INCLUDING 2 CALIBRATION TESTS)
0 TWO AT A MEDIAN TEMPERATURE OF 321°C
. 9 TWO AT A LOW TEMPERATURE > 299°C
FIGURE 20.
(48)
2.0 Failure Criteria
In order to obtain a comprehensive data base, a certain
flexibility in the failure criteria was maintained during stress
testing. Thus, certain observations could be made of diode
behaviors while under test, e.g. the leakage current for example,
would increase substantially and then stabilize, in some case
would decrease again. Previous 20 GHz oscillator measurements
clearly indicated that substantial increases in leakage current
did not indicate a sufficient decrease in RF performance to be
considered a failure. However, if the onset of a substantial change
in any of the monitored parameters ultimately resulted in a
failure within five hours, the time of the onset was considered the
failure time. Also, devices which showed little change as a
whole, other than the level of DC power being dissipated where
terminated, to enable post test thermal resistance and power
measurements. The measured parameters ultimately confirmed the diode
as having failed because of increases in thermal resistance and/or
decreased RF performance. Thus, for any subsequent reliability studies
the failure 'criteria can be "defined more appropriately.
For the concluded reliability assessment the failure criteria
used to define 20 GHz IMPATT diode failure is listed.
(49)
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3.0 High Temperature Accelerated Constant DC Stress
Test
To check the operation and calibrate the burn in system,
two mixed lots of Schottky barrier and grown junction diodes were
used. The results of these forty six stressed diodes were not
used for the statistical analysis and lifetime predictions.
Diodes were grouped according to the measured thermal
resistance in order to achieve the previously described thermal
and electrical stress levels. Following satisfactory calibration
and operational check of the.burn in rack, having made certain
indicated improvements and corrections, the system was readied
for the first high temperature stress test. The high temperature
test was selected to provide maximum data in the shortest possible
time.
3 .1 Test Conditions
• LNR Schottky Barrier Diodes
Junction Stress Temperature: 345°C
Baseplate Temperature : 140°C (constant)
• Varian Grown Junction Diodes
Junction Stress Temperature: 340°C
Baseplate Temperature : 150°C (constant)
3 .2 Test DATA Summary
The failure modes for both types of diodes have been
tabulated according to the established criteria.
To generate the required Cumulative Failure (%) vs.
Log Time to Failure (hrs.) plot the following calculations
were used.
(51)
D'Agostino's Test (D) =
where, SS = Sum of Squares
(£X)2
N
= Constant
I = Sequential Rank
N = Number of devices tested
XI = Ln fcl
ty = The individual failure times
(I = 1,2,...N)
At 90% confidence,
IF Dmin < Ddata ^  Dmax
Then the assumption of lognormality is valid where:
D . is taken from the table, "critical values of
D'Agostino's "D" for normality testing, based on
"N" and desired degree of confidence.
D is taken from the table "critical values of
D'agostino's "D" for normality testing", based on
"N" and desired degree of confidence.
(52]
Cumulative Failures (Percent)
C.F. = 2^1— * 100
where, P = number of failures
N = number in test sample
Standard Deviation
:en\ _ ftS4\
* ^ V~;
where, t = time to failure in hours
Median Time to Failure(Hrs.)
- TLn
£XT
•*•
TH
where, TZ = time to failure of I diode (1=1,2...)
TCF is obtained from the lognormal plot
XI = Ln TI
N = Number of Diodes
3.3 Logarithmic - Normality Validation
To test the hypothesis of normality of the log arithmic
(9 )lifetime data the D'Agastinos test is imposed. The
result indicates whether or not at 10 percent significance
(90 percent confidence) the hypothesis that.the log-
arithmic lifetime date is normally distributed is to be
or not to be rejected. In case the hypothesis is correct
and not rejected, the logarithmic data is considered to be
"normal enough" for the Student -t analysis.
(53)
3.4 Initial and Final DC and RF Data
The initial DC data shown is taken after the burn-in
system has stabilized at the required baseplate temperature.
Consequently, the data of some diodes appear to indicate
defective devices, which.is, however, the result of the initial
impact of both thermal and electrical stressing. In some
cases the combined stress levels resulted in instant failures.
Furthermore, the final RF power data shown have in some
cases been noted as:
• Short/open - implying that the diode shorted/
opened during the final oscillator
measurement.
• N/A - indicates that no oscillation could
be observed
(54)
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3.5 High Temperature Stress Test Results
SCHOTTKY BARRIER
EARLY FAILURE W/0 EARLY FAILURE
NUMBER OF DEVICES(N): 20 19
STANDARD DEVIATION «T) : 0.8 0.7
MEDIKN TIME TO
FAILURE ( YM )
D'AGOSTINO TEST
(VALID/FAILED)
: 35 HRS,
: VALID
39 HRS,
VALID
GROWN JUNCTION
NUMBER OF DEVICES(N) :
STANDARD DEVIATION (or) :
MEDIAN TIME TO
FAILURE ( TM ) :
D'AGOSTINO TEST
(VALID/FAILED) :
20
3.5
5 HRS.
FAILED
(NOT LOGNORMAL)
13
0.95
47 HRS,
VALID
OBSERVATION: The grown junction, n = 20 sample is not
lognormal due to infant mortalities, therefor, on the
Arrhenius plot, the point plotted for grown-junction,
high temperature, n = 20 is no.t valid and cannot be
used to determine the activation energy.
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ACCELERATED DC STRESS TEST DATA
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DC ACCELERATED STRESS TEST. .DATA FOR
HIGH TEMPERATURE (TH= 345°C)
20 GHz SCHOTTKY-BARRIER IMPATT DIODES COMMUNICATIONS
DEVICE S/N
1238G
1229G
1116B
680G
668G
362D
366D
685G
1231G
514G
1188G
1106B
1180G
470G
1223G
1220G
1254M
1237G
1264M
1177G
N = 20
FIGURE 25.
TjCHRS.)
4,55
11.1
12.8
13,6
22,25
24,5
25,8.
32,8
38.5
44.8
45,6
46,1
48,8
48.8
55.6
65.8
70.7
80.2
80.7
147,8
X^ T,
1,515
2.407
2.549 •
2.610
3.102
3.199
3,250
3,490
3.651
3.802
3.820
3,831
3.888
3.888
4.018
4,187
4,258
4,385
4,391
4,996
CUMULATIVE 2i~l
% FAILURES =-2N~~xl00%
2,5
7.5
12,5
17.5
22.5
27.5
32.5
37.5
42,5
47.5
52,5
57,5
62,5
67.5
72.5
77,5
82.5
87.5
92.5
97,5
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GENERAL REQUIREMENTS ON 20 GHZ IMPATT TRANSMITTER DESIGN
. MEET ELECTRICAL/RF PROFORMANCE OF SOW
. SPACE-QUALIFIABLE DESIGN UTILIZING 1982 TIME FRAME
TECHNOLOGY
. COMPATIBLE WITH SPACECRAFT DEPLOYMENT OF FULLY QUALIFIED
FLIGHT UNIT BY 1985-90 TIME FRAME
. MINIMUM SIZE, WEIGHT AND PRIME POV7ER DRAIN
. MINIMUM COMPLEXITY AND PARTS COUNT FOR MAXIMUM RELIABILITY
OVER 10 YEAR OPERATIONAL LIFE.
. GRACEFUL DEGRADATION IN PERFORMANCE UNDER RANDOM DEVICE
FAILURES
. MINIMUM DEVICE JUNCTION TEMPERATURE FOR MAXIMUM RELIABILITY
COMPATIBLE WITH ANTENNA MOUNTING
n FVLi&
L
conr.Mux-iCATiox'G ' twc
1.3 GENERAL REQUIREMENTS ON 20 GHz IMPATT TRANSMITTER DESIGN
The preliminary 20 GHz IMPATT Transmitter design presented
in this report addresses each of the general requirements
enumerated in the accompanying Table. The transmitter design
utilizes technology which upon implementation, will demonstrate
readiness for development of a POC model within the 1982 time
frame and will provide an information base for flight hardware
capable of deployment in a 1985-90 Demonstrational 30/20 GHz
Satellite Communication System.
The transmitter design utilizes those devices necessary
to amplify an angle modulated, single carrier downlink signal
in the band 19.7 to 20.2 GHz, to a power level of >20 watts
and meet all RF performance requirements specified. In so doing,
size, weight and power drain requirements have been reduced to
a minimum consistent with spacecraft demands.
Overall design complexity and number of parts have also
been minimized, as has device junction temperature, to insure
maximum transmitter reliability consistant with a 10 year oper-
ational life. Graceful degradation in performance under random
device failure rather than complete loss of function is an
integral part of the design to further enhance transmitter
reliability.
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3.2.1 POWER AMPLIFIER CASCADE FORMULATIONS
In order to analyze the performance of the IMPATT power
section, FET driver and overall 20 GHz transmitter on a stage-
by-stage budgetary basis, the foregoing power amplifier cascade
formulations are used. These formulations are generalizations
of well-known cascaded linear amplifier analysis, wherein the
following aspects of nonlinear power amplifier performance are
taken into account:
nonlinearity of input/output power transfer
characteristic at operating point Pin, POut
expressed in terms of compression ratio
CR = (dPout/dPin) (Pin/Pout)' with CR ranging
between unity and zero for the extremes of a
linear and completely saturated amplifier.
variability of input/output transmission phase
G out with input power level, expressed in
terms of AM/PM conversion factor
kg = A ©out (deg)/A Pin (dB) , which is zero
in the linear amplifier limit.
noise figure cascade formulation is based upon
incremental stage gains at respective large
signal operating points, given in turn by
G-CR = dPout/dPin .
These formulations are used in all subsequent multistage
amplifier performance analyses.
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3.3 BASIC IMPATT AMPLIFIER STAGE
Each IMPATT amplifier stage used in the preamplifier and
combinatorial "building blocks" comprising the previously
described overall IMPATT power module is basically a circulator-
coupled negative resistance reflection amplifier, with additional
match-terminated circulator junctions deployed as input and/or
output isolators. This amplifier stage incorporates Np (one or
more) IMPATT diode packages in an Np-way combinatorial mount
which is in turn coupled to the active port of the amplifier
circulator through an appropriate impedance transformation and
broadbanding network. The latter may also contain a band
rejection type out-of-band resistive loading netwok for stabil-
ization against spurious out-of-band oscillation. An RF isolated
DC bias entry network may be incorporated in conjunction with
this resistive loading circuit or, alternatively, may be incor-
porated at the match-terminated port of the input or output
isolator. Each IMPATT diode package may, in turn, incorporate
Nc IMPATT mesas and/or chips per package.
The major tradeoffs governing the design of this represent-
ative IMPATT amplifier stage includes degree and type of device
chip or mesa level (Nc) and package level (Np) intrastage IMPATT
combining, mode of amplifier operation (stable vs. I.L.O.),
bandwith/power/gain and linearity and techniques for tuning
and biasing.
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3.3.1 INTRASTAGE IMPATT DIODE - LEVEL COMBINATORIAL ALTERNATIVES
The alternative configurations wherein more than one
IMPATT diode may be combined within a single amplifier stage
involve device combination at both the mesa or chip level and
at the package level. The alternatives for mesa or chip level
combining by direct interconnection within a single package
include:
multiple parallel connected mesas per chip
multiple parallel, series, or series-parallel
connected chips per package.
Further intrastage diode combination at the package level
can be accomplished using one of the following:
direct paralleling (series connected packages are
not viable due to inadequate thermal heat sinking
as well as mechanical awkwardness)
planar N-way Wilkinson hybrid junction (resistively
isolated) coupling
reactive N-way planar or waveguide junction
radial, conical or waveguide reactive extended
interaction cavity combining
The key factors influencing a tradeoff analysis encompassing
the above intrastage combinatorial alternatives include their
relative compatability with adequate thermal heat sinking of
the IMPATT devices and with graceful degradation in overall
transmitter output power under random device failures.
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3.3.2 INTRASTAGE DIODE-LEVEL COMBINATORIAL TRADEOFF CONCLUSIONS
The results of a detailed tradeoff analysis relating to the
optimum degree of intrastage chip and/or package level IMPATT
device combining are summarized as follows:
1. Intra package chip level combining:
Multiple (Nc), paralleled mesas per chip limited
to Nc < 2 to avoid thermal "crowding" - single
annular mesa a high power output alternative
Series and parallel connected chips viable for
Nc ^  2 - series connected chips are thermally in
parallel in diamond heat-sunk package
2X2 series—parallel combination of dual series-
connected dual-mesa chips conceptually feasible
Optimum degree and form of chip level combining
awaits breadboard evaluation-tentative assessement
limits Nct < 4
2. Intrastage package level combining:
N-th order intrastage combining of Np IMPATT
packages tends to reduce the stage bandwidth
capability relative to that of a single diode
stage by a factor which., in the limit of large
Np/ approaches (1/N ), (although, for N =2 this
reduction is negligible).
Direct interconnection of any number of packaged
diodes in series or more than two diodes in
parallel is impractical for thermal, electrical
and physical reasons.
Combining more than two IMPATT packages in a single
amplifier stage, though possible using hybrid or
extended interaction combiners, will excessively
compromise the graceful degradation capability of
the overall IMPATT power section (which is more
easily enhanced by multiple, mutually isolated
building block stages than by multiple IMPATT
packages within a stage). Since a single device
failure will generally detune the stage gain
response sufficiently to be equivalent to a stage
failure.
The choice of embedding geometry for one of two IMPATT
packages per stage (coaxial, strip-line, microstrip or
waveguide) must be made as much on the basis of the
thermal heat sinking provided by said configuration as
of the circuit properties introduced thereby. -
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3.3.3 COMPARISON OF STABLE VERSUS INJECTION
LOCKED MODES OF IMPATT DIODE AMPLIFICATION
A detailed comparative analysis of the relative merits
of the stable versus injection-locked oscillator (ILO) modes
of IMPATT diode amplification has yielded the following con-
clusions :
The advantages of the ILO mode of amplification are:
Greater power added efficiency and higher gain at
the maximum efficiency operating point.
More saturated input-output transfer characteristic,
e.g., more constant RF output versus input power
for input levels exceeding the locking threshold
for given bandwidth.
The disadvantages of the ILO mode of amplification are:
Lower gain-bandwidth product (at the maximum effic-
iency operating point, the stable amplifier provides
lower gain but considerable wider bandwidth than
the ILO)- the locking bandwidth of the ILO, however,
must exceed the desired bandwidth by an amount
sufficient to accommodate the ILO free running
frequency drift, thus reducing the advantage of
the higher gain at maximum efficiency operating
point.
Somewhat greater bandedge delay distortion and AM/PM
conversion.
Noisy, free running carrier transmitted during time
intervals for which drive level falls below locking
threshold.
Higher AM noise as reflected in equivalent noise
figure, possibly causing degradation in phase noise
due to AM/PM conversion.
Anomolous degradation imparted to PSK signals,
particularly for abrupt 0-180° phase transitions,
resulting in higher BER in PSK link. Similar
degradation does not occur for angle modulated
waveforms with less abrupt phase discontinuities.
This degradation increases with decreasing bit
transition period for fixed ILO bandwidth and can
only be suppressed for ILO bandwidths greater than
2 to 5 times the maximum bit rate.
COMMUNICATIONS/ MC
Necessity to "turn-off" ILO (remove DC bias) during
all transient and steady state time intervals for
which drive level falls below locking threshold-
hence ILO only useful for truly cw envelope, angle-
modulated signals.
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3.3.4 TUNED IMPATT DIODE EQUIVALENT CIRCUIT MODEL
The detailed large-signal equivelant circuit model of an
externally reactively tuned, packaged single or multi chip IMPATT
diode has been used as the basis for a tradeoff analysis leading
to IMPATT power amplifier stage design optimization. The salient
features of this circuit model are:
band-limited, RF drive level-dependent IMPATT-mode
negative conductance, characterized by maximum-
conductance center frequency (fm) and bandwidth
parameter
monotonically decreasing negative conductance
magnitude GN (V^ p) with RF drive level, with rate
of fall-off (typically quadistic) dependent on mode
of DC bias (constant current vs. constant voltage,
with the latter resulting in more moderate fall-off
due to compensating effect of RF drive-derived
rectified DC current)
direct junction-area dependence of GN and excess
junction capacitance componentACj , which also
vary directly with RF power added capability and
DC bias current requirement.
controllable package parasitics which, for high
power (large /\> Cj ) K-band operation, generally
result in inductive untuned device impedance char-
acteristic
external parallel or series capacitive tuning element
for resonating said inductive diode at specified
amplifier band center, with the former resulting in
a more tolerable negative impedance level and wider
bandwidth capability then the former.
Typical normalized susceptance or reactance slopes of
tuned K-band IMPATT diodes are in the range 15-30.
Dixx
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OVERALL POWER SECTION COMBINATORIAL TRADEOFFS
1. DEGREE OF INTERSTAGE COMBINING (N) FOR SPECIFIED 20 W
TOTAL POWER OUTPUT, BASED UPON:
- POWER OUTPUT CAPABILITY OF INDIVIDUAL "BUILDING BLOCKS"
- DEGREE OF TOLERABLE GRACEFUL DEGRADATION UNDER RANDOM
DEVICE FAILURE:
- GEOMETRIC REALIZABILITY
2. N-WAY POWER DIVIDER/COMBINER TOPOLOLY, BASED UPON:
. MINIMUM RESIDUAL INSERTION LOSS CAPABILITY
. MAXIMUM DEGREE OF SYMMETRY
. ABSENCE OF TRANSMISSION IMPAIRMENTS (PHASE IMBALANCE,
EXESSIVE MISMATCH) UNDER OPERATING CONDITIONS
. COMPATIBILITY WITH MECHANICAL CONSTRAINTS IMPOSED BY
GEOMETRY AND HEAT-SINKING REQUIREMENTS OF PARALLELED
IMPATT "BUILDING BLOCKS"
COMMUMCAnONS
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3.4 OVERALL POWER SECTION COMBINATORIAL TRADEOFFS
The primary tradeoffs impacting the selection of an
optimum combinatorial postamplifier configuration for the
IMPATT power section of the 20 GHz transmitter, involve the
following alternatives:
degree(N) of interstage combining (between N-way
power divider and combiner) for specified 20W
total output capability.
type of N-way divider/combiner topology:
The major considerations entering into the foregoing
tradeoffs, in turn, are:
assessment of the maximum power output capability,
(perhaps using a degree of intrastage device com-
bining) practically achievable in each of the
paralleled "building blocks"
apportionment of the total degree of device
combining required to achieve the required overall
RF output power between intrastage (within each
building block) and interstage (paralleled building
blocks) combining for best trade between graceful
degradation capability and simplicity.
geometric realizability in an N-way combiner/
divider topology that minimizes residual insertion
loss, phase imbalance, mismatch, etc., while con-
currently being compatible with "building block"
geometry.
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3.4.1 GRACEFUL DEGRADATION CHARACTERISTICS OF ALTERNATIVE
POWER SECTION COMBINATORIAL POST-AMPLIFIERS
Two approaches to the accumulation of sufficient IMPATT
devices within a combinatorial power section post amplifier
to achieve the specified 20W total RF power output capability
involve:
cascading of successively higher power IMPATT
stages, containing successively greater numbers
of devices combined within end stages
paralleling of identical "building blocks between
N-way power divider and combiner.
The degradation in RF power output capability under random
device failures occurs quite differently in each of the above
configurations, e.g.:
failure of a single IMPATT device within a multiple-
device, circulator-coupled IMPATT amplifier stage
generally results in a sufficiently detuned and
degraded gain response to require that the stage
be shut down and effectively by-passed into a
unity gain state by removal of DC bias current,
so that failure of said device connotes failure
of the amplifier stage, e.g., reduction of said
stage gain to unity (less circulator loss).
failure of an amplifier stage within a cascaded
amplifier power section reduces the overall RF
power output of the latter by, at worst, the nominal
gain of that stage prior to failure.
failure of an amplifier stage within one of N
paralleled "building blocks" reduces the overall
RF power output by at worst ( (N-D/N)2
Extension of the above to M failed stages shows that the
paralleled power section generally exhibits about 3 dB less
degradation than its completely cascaded counterpart.
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3.4.2 COMPARISON OF ALTERNATIVE 20 GHZ N-WAY POWER DIVIDER/COMBINER
TOPOLOGIES
The relative merits of the various 20 GHz divider/combiner
alternatives may be summerized as follows:
The corporate binary Wilkinson configuration, for N>2,
exhibits excessive size and residual insertion loss.
Moreover the series balancing resistors are difficult to
implement.
Generalization of the above to an N way Wilkinson con-
figuration results in a more compact TEM transmission line
implementation with moderately low residual insertion loss
and port-to-port isolation. Implementation of the series
balancing resistors remains difficult, however.
A reactive junction configuration exhibits low insertion
loss but no inherent port to port isolation and hence is
only useable with isolator coupled "building blocks", such
as under consideration here. Within this category, the
planar TEM junction is more compact and wider band but the
waveguide junction exhibits the absolute minimum in in-
sertion loss.
The extended interaction reactive cavity configuration
exhibits low loss, and narrow (radial and waveguide) to
wide (biconical) bandwidth, but may be more awkward with
respect to interfacing with N "building blocks" than the
above.
. In all cases, orders of division recombination of N>8 are
difficult to implement.
Based on the above, it is clear that, for accomodating circu-
lator coupled IMPATT "building blocks", the reactive -waveguide junction
and biconical extended interaction cavity configurations seem most
suitable.
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3.5 PREFERRED 20 GHz IMPATT POWER SECTION
Based upon the results of the foregoing tradeoff analyses,
the preferred 20 GHz IMPATT power section configuration comprises:
two stage circulator coupled IMPATT preamplifier utilizing
single mesa 0.4W and 1.6W IMPATT devices in the stable
amplifier input and output stages, respectively
four identical two stage circulator coupled IMPATT
"building block" power amplifier, each providing 6.2W
RF output capability, utilizing single mesa, 1.5W and
four mesa 6.2W devices in the stable amplifier, input
and output stages, respectively
identical four way reactive waveguide junction or biconical
extended interaction RF power divider and combiner
all IMPATT stages operated in stable amplifier mode.
The projected performance characteristics of this IMPATT
power section are, in general, consistent with the requirements on
the overall 20 GHz transmitter.
PLJT^
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3.6 20 GHz DRIVER SECTION ALTERNATIVES
The general 20 GHz driver section design alternatives
include:
type of device (FET vs. GaAs IMPATT)
mode of amplification (positive resistance two-
port transmission versus-circulator-coupled
negative resistance one-port reflection.
total driver gain, linearity and noise figure,
as dictated by characteristics of preferred
power section design.
number of driver stages and apportionment of
performance among stages.
Based upon the previously presented preferred power section
design, however, it is clear that the driver section need only
provide a nominal (^^ 8-10 dB) amount of relatively moderate
noise figure ( •£., 20 dB} gain to meet the overall transmitter
noise figure requirement. This greatly simplifies the driver
section tradeoffs and makes the selection of preferred config-
uration less critical.
COMMUNICATIONS/? MC
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DRIVER SECTION TRADEOFF RESULTS JPLrauxiLTii /
COMMUNICATIONS/IMC
TRADEOFF PREFERRED APPROACH RATIONALE
1. TYPE OF DEVICE
. GaAs FET ONLY
. GaAs READ/IMPATT
ONLY
. COMPOSITE FET/IMPATT
ALL FET
(REQUIRED IN ORDER TO MEET
NOISE PERFORMANCE REQUIRE-
MENT)
FET PROVIDES:
- .LOWER NOISE FIGURE
- LOWER DC POWER
DRAIN
- LOW/MODERATE GAIN/
STAGE
IMPATT PROVIDES
- HIGHER GAIN/STAGE
- TRANSPARENT OPER-
ATION UNDER DEVICE
FAILURE
2. AMPLIF'IER STAGE
TOPOLOGY
. TWO-PORT POSITIVE
RESISTANCE (+R)
TRANSMISSION
. ONE-PORT CIRCULATOR-
COUPLED NEGATIVE-
RESISTANCE (-R) RE-
FLECTION
TWO-PORT COMMON SOURCE
FET*
TWO-PORT +R
- APPLIES ONLY TO
FET
- SMALLER/LIGHTER
- LIMITED GAIN/STAGE
- MORE AMENABLE TO
MULTIPLE DEVICES
ONE PORT -R
- FET OR IMPATT
- UNLIMITED GAIN
UNDER WELL DEFINED
GAIN-BW CON-
STRAINTS
- MAY EXHIBIT (USING
FET) DEGRADED BW,
NOISE FIGURE OR
POWER OUTPUT
- TRANSPARENT UNDER
ACTIVE DEVICE
FAILURE
FET TWO PORT AMPLIFIER
TOPOLOGY
. SINGLE-ENDED
. BALANCED
. SINGLE-ENDED INPUT
STAGE
. OTHER STAGES BALANCED
SINGLE-ENDED CONFIG-
URATION PROVIDES:
- SLIGHTLY HIGHER
GAIN
- .SMALLER, LIGHTER,
LOWER PARTS COUNT
BALANCED-CONFIGUR-
ATION PROVIDES:
- HIGHER RF POWER
INPUT/OUTPUT
- ADDITIONAL DEGREE
OF INPUT / OUTPUT
MATCHING CAPABIL-
ITY
•'60}
3.6.1 DRIVER SECTION TRADEOFF SUMMARY
A summary of the tradeoff results obtained in evolving
a preferred approach to the 20 GHz driver section, in light of
the relatively modest requirement on driver performance
( ;S10 dB gain, ^ ,20 dB noise figure) is as follows:
all FET driver necessary in order to meet noise
performance requirements
• two-port common-source FET stages preferred due
to better noise performance and linearity
single ended stages preferred due to their simp-
licity and lower parts count.
Based upon the relatively modest RF gain and power output
capability imposed upon the driver section by the previously
described preferred IMPATT power section design, it is concluded
that a two-stage single-ended common source FET driver amplifier
with integral input isolator is the simplest and most approp-
riate design approach.
COMMUNICATIONS/' MC'
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4.0 PRELIMINARY DESIGN SPECIFICATION
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4.2 PERFORMANCE BUDGET FOR PREFERRED 20 GHz IMPATT
TRANSMITTER CONFIGURATION
Based upon a composite of the previously presented pre-
ferred power and driver section performance budgets, that
governing the overall transmitter design exhibits the following
key features:
Four-way combinatorial IMPATT power section which
by itself exceeds the 30 dB gain, 20WRF power
output and 20 percent DC/RF power added efficiency
requirements on the overall 20 GHz transmitter.
Simple two-stage FET driver amplifier section,
providing sufficient gain C~~ 9 dB) to adequately
reduce the contribution of the 32 dB noise figure
IMPATT power section to overall transmitter noise
figure to maintain the latter below the specified
25 dB.
Tolerable AM/PM conversion within specified 6 deg/
dB maximum, coupled with highly saturated input/
output amplitude transfer characteristic.
Realizeable device junction (or channel)-to—housing
thermal resistances, resulting in tolerable maximum
junction or channel temperatures at maximum base-
plate temperature.
It is clear from the above that if the overall transmitter
noise figure specification is relaxed to 32 dB, the FET driver
section can be eliminated from the transmitter.
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PROJECTED WEIGHT BUDGET FOR PREFERRED
20 GHz IMPATT TRANSMITTER DESIGN
COMPONENT (QUANTITY)
. IMPATT POWER "BUILDING BLOCKS" (5)
. FET DRIVER AMPLIFIER (1)
. POWER DIVIDER/COMBINER (2)
. INPUT ISOLATOR (1)
. WG/TEM TRANSDUCERS (2)
. DC POWER/MONITOR CONDITIONER PCB (2)
..IMPATT REGULATOR PASS TRANSISTORS (10)
. WIRING, ETC
. DC POWER, MONITOR CONNECTORS
. EMI FILTERS
. INTERNAL CONNECTORS, TRANSDUCERS AND CABLE
. HOUSING AND COVER
. STRUCTURE AND HARDWARE
TOTAL
WEIGHT (oz.)
16.8
1.5
4.4
1.2
2.1
5.0
2.0
0.8
0.6
1.8
1.8
16.0
5.0
59.0 oz (3.7 Ibs)
[By
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4.4 PACKAGING FEATURES OF 20 GHz IMPATT TRANSMITTER
Additional features of the physical packaging concept under-
lying the preferred transmitter design include:
Two identical four-way biconical reactive power divider/
combiners, directly integrated with the four associated
paralleled IMPATT "building blocks" through low loss strip-
line interconnect manifolds.
Directly integrated TEM/waveguide transducers coupled to
input and output WR-42 waveguide RF interfaces, in driver
and power modules, respectively.
Modular construction wherein self-contained replaceable
driver section and power section ("building blocks"), DC
power conditioner, and monitor conditioner, are incorporated
as individual prealigned modules prior to embedding in the
master transmitter enclosure. This modular approach enhances
RF performance, ease of assembly, integrability and reliability
with negligible impact upon size and weight.
Elimination, where possible, of internal RF connectors and
superfluous transmission line lengths, thereby enhancing
reliability and mechanical integrity as well as electrical
performance. Direct transmission line interconnections
between microwave components and hard-wired DC interfaces
will be used in lieu of internal connectors.
Partitioned housing machined from solid aluminum stock.
thereby providing maximum degree of mechanical rigidity
consistent with minimized weight, as best tradeoff between
selective "lightening" for weight reduction and "stiffening"
for immunity to severe vibrational environments.
Hermetically sealed and passivated heat sunk semiconductor
devices avoid necessity for sealing at the compartment or
component level and promote greater reliability by minimizing
device temperature.
The overall transmitter package design is of approximate dimensions
6.75" x 5.75" x 2.5", and will weigh about 3.7 Ibs.
ft 5;
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4.5 THERMAL ASPECTS OF 20 GHz IMPATT TRANSMITTER DESIGN
The thermal aspects of the 20 GHz IMPATT transmitter design
are based upon the following general principles:
Mounting of all high dissipation components in intimate
thermal contact with overall enclosure baseplate.
Use of high thermal conductance interfaces between
individual module baseplates and overall enclosure
baseplate.
• -Maintenance of short length, large area thermal conductance
paths of high conductance materials.
Optimum spreading in thermal paths to minimize baseplate
thermal density.
The net result of this design approach is that, in this
transmitter packaging concept all dissipative component temperatures
are confined to less than 10°C above the enclosure baseplate, with
the exception of the 20 GHz FET's and IMPATT's. Moreover, the
dissipative elements are widely distributed on the enclosure base-
plate so that the averaae thermal densitv presented to the baseplate
mounting interface is iowT
The "worst case" transmitter device junction temperatures are
those experienced by the high and medium power IMPATT diodes in the
absence of RF drive, under which condition all of the IMPATT diode
DC bias power, is dissipated. In this case, under maximum baseplate
(thermal interface) temperature of 75°C, the high and medium power
IMPATT junction temperatures are 203° and 162°C, respectively.
COMMUNICATIONS/ BMC
CENTER FREQUENCY
-1 dB BANDWIDTH (MIN.)
RF POWER OUTPUT (MIN.)
OPERATING GAIN (NOM.)
RF/DC POWER-ADDED EFFICIENCY(MIN.)
AM/PM CONVERSION (MAX.)
INPUT/OUTPUT VSWR (MAX.)
GAIN VARIATION VS FREQUENCY @
FIXED DRIVE
PHASE LINEARITY (MAX.)
GAIN SLOPE (MAX.)
PASSBAND GROUP DELAY VARIATION(MAX.)
SPURIOUS OUTPUTS (MAX.)
. HARMONIC COMPONENTS
. NON HARMONIC COMPONENTS
NOISE FIGURE (MAX.)
DC PRIME INPUT POWER-(MAX.)
WEIGHT
DIMENSIONS
BASEPLATE TEMPERATURE RANGE
MAXIMUM DEVICE JUNCTION TEMPERATURE:
RF INPUT/OUTPUT INTERFACES (J1/J2)
DC INPUT POWER INTERFACE
TELEMETRY MONITOR OUTPUT INTERFACE
PROJECTED CHARACTERISTICS OF PREFERRED
. 20 GHz IMPATT TRANSMITTER DESIGN
s.
19.95 GHz
700 MHz (19.6-20.3 GHz)
22. 5W
39 dB
.20.4 PERCENT (EXCLUDING DC POWER/
MONITOR CONDITIONER)
5.9 deg/dB
1.25:1
1.0 dB p-p
10 deg p-p
0.1 dB/MHz
0.5 nS/50 MHz
-50 dBc
-60 dBc
.-23 dB -
110.3W-EXCLUDING DC POWER/MONITOR
CONDITIONER
12OW - OVERALL
3.7 Ibs.
6.75"x5.75"x2.5"
0-75°C
205°C (IMPATT)
. .. 109°C (FET)
WR-42 W/G- UG595AG 595AT COVER FLANGE
+28 VDC, -i-10 VDC, -10 VDC
-ITT CANNON DEMA TYPE CONNECTOR
ITT CANNON DAMA TYPE CONNECTOR .
C78)
/
COrV..VHJ.MICAT!ONS-'t' WC
4.6 PROJECTED CHARACTERISTICS OF PREFERRED 20 GHz IMPATT
TRANSMITTER DESIGN
The preferred 20 GHz IMPATT transmitter design described
herein meets or exceeds all of the previously enumerated specific
design and performance requirements on the subject program. In
particular, some of the key characteristics of this preferred design
include the following:
RF power output at nominal operating point: 22.5W (+43.5 dBm
min.), as compared to 20W requirement.
-1 dB bandwidth: 700 MHz (min.), as compared to 500 MHz
requirement), by virtue of inherently wideband design.
Operating gain: 39 dB (nom-), as compared to 30 dB require-
ment. Note that the latter could be satisfied by use of the
IMPATT power section alone, with the 9 dB additional FET
driver section gain being provided to sufficiently suppress
the IMPATT noise contribution to meet the requirement on
overall transmitter noise figure.
Noise figure: 23 dB (max.), as compared to 25 dB requirement
(if requirement were relaxed to 32 dB, EET driver section
could be omitted).
DC prime power: 120W (max.) including dissipation in DC
power and monitor conditioner (110.3W required as DC bias
for the amplifier stages themselves).
RF/DC power added efficiency: 20.4 percent (not including
DC power and monitor conditioners).
The above is based upon the use of IMPATT power devices with
25 percent DC/RF power added efficiency.
COMMUNICATIONS^  NC
5.0 SENSITIVITY ANALYSIS
COMMUNICATIONS/ TCC
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CONSTRUCTION/ALIGNMENT TECHNIQUES FOR MINIMIZATION
i •* * '
OF AMPLIFIER SENSITIVITY TO VARIATIONS IN IMPATT
DIODE PARAMETERS •
' *
1. MODULAR IMPATT MOUNT CONSTRUCTION
. EASY REPLACEMENT OF IMPATT DIODES
. DIRECT ACCESS TO IMPATT MOUNT TUNING AND BROADBANDING
ELEMENTS FOR PRECISE ITERATIONS TOWARD NOMINAL PER-
FORMANCE GOALS
2. PRECISE AMPLIFIER "BUILDING BLOCK" ALIGNMENT
. . SELECTION OF MOUNT TUNING ELEMENTS TO RESONATE DIODES
AT SPECIFIED BAND CENTER
SELECTION OF MOUNT TRANSFORMERS TO ACHIEVE SPECIFIED MID-
BAND GAIN LEVEL.
ADJUSTMENT OF DIODE BIAS VOLTAGES FOR NOMINAL VALUE OF
POWER ADDED CAPABILITY.
GENERAL ALIGNMENT OF "BUILDING BLOCKS" FOR NOMINALLY
IDENTICAL POWER OUPTUT, GAIN AND PHASE CHARACTERISES
PRIOR TO INTEGRATION INTO IMPATT "POWER SECTION"
3. FINAL, SECOND-ORDER PHASE EQUALIZATION OF PARALLELED "BUILDING
BLOCK" AMPLIFIER PATH LENGTHS•IN POWER SECTION COMBINATORIAL
POSTAMPLIFIER, BY USE OF INCREMENTAL REACTIVE "PHASE ADJUST"
PERTURBATIONS INCORPORATED IN POWER DIVIDER/COMBINER INTER-
CONNECT MANIFOLDS:
4. SELECTION OF IMPTTT DIODES FOR MATCHED POWER ADDED CAPABILITY
COMIVJUIMICATIOWSJ!1' KVC r.rs4) / •
• J
i. IB I i;
"
5.7 CONSTRUCTION/ALIGNMENT TECHNIQUES FOR MINIMIZATION OF
AMPLIFIER SENSITIVITY TO VARIATIONS IN IMPATT DIODE PARAMETERS
The impact on overall transmitter performance of dispersion
in this characteristics of the IMPATT diodes used in power section
"building block" amplifiers will be minimized by the use of the
following dedicated constructional and alignment techniques in the
implementation of said power section:
modular IMPATT mount construction, permitting easy replace-
ment of IMPATT diodes and direct access to IMPATT mount'
tuning and broadbanding elements for precise iterations
toward nominal performance goals.
precise alignment of combinatorial postamplifier "building
blocks" for nominally identical RF power output, gain and
phase characteristics prior to integration on overall IMPATT
power section.
accomplishment of above by precise selection of mount tuning
elements for diode resonance at band center, of mount trans-
formers for specified gain level and of diode bias voltages
for specified power output capability.
final second order phase equalization of paralleled "building
blocks"path lengths by use of incremental phase adjustments
in power divider/combiner interconnect manifolds
selection of IMPATT diodes for matched power added capability
Utilization of the above techniques should reduce any degra-
dation of overall transmitter performance due to IMPATT diode
dispersion to negligible values.
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POC MODEL DESIGN
(2)
1.
(3)
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PROJECTED CHARACTERISTICS OF POC MODEL
20 GHz IMPATT TRANSMITTER DESIGN
CENTER FREQUENCY
-1 dB BANDWIDTH (MIN.)
RF POWER OUTPUT (MIN.)
OPERATING GAIN (NOM.)
RF/DC POWER-ADDED EFFICIENCY (MIN.)
AM/PM CONVERSION (MAX.)
INPUT/OUTPUT VSWR (MAX.)
GAIN VARIATION VS FREQUENCY @
FIXED DRIVE
PHASE LINEARITY (MAX.)
GAIN SLOPE (MAX.)
PASSBAND GROUP DELAY VARIATION
(MAX.)
SPURIOUS OUTPUTS (MAX.)
HARMONIC COMPONENTS
NON HARMONIC COMPONENTS
NOISE FIGURE (MAX.)
DC PRIME INPUT POWER (MAX.)
WEIGHT
DIMENSIONS
BASEPLATE TEMPERATURE RANGE
MAXIMUM DEVICE JUNCTION TEMPERATURE:
RF INPUT/OUTPUT INTERFACES (J1/J2)
DC INPUT POWER INTERFACE
TELEMETRY MONITOR OUTPUT INTERFACE
19.95 GHz
500 MHz (19.7-20.2 GHz)
22W
34.5 dB
20.9 PERCENT (EXCLUDING DC
POWER/MONITOR CONDITIONER)
3 deg/dB
1.25:1
1.0 dB p-p
10 deg p-p
0.1 dB/MHz
0.5 nS/50 MHz
-50 dBc
-60 dBc
<
24 dB
105.3W EXCLUDING DC POWER/MONITOR/
COMMAND CONDITIONER
115W OVERALL "
4.8 Ibs.
6.75"x5.75"x2.5"
0-75°C
235°C (IMPATT)
112°C (FET)
WR-42 W/G - UG595/UG 595/U COVER-
FLANGE +28 VDC, 4-15 VDC, -15 VDC,
+5 VDC
-ITT-CANNON DEMA TYPE CONNECTOR
ITT CANNON DEMA TYPE CONNECTOR
[5)
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KEY FEATURES OF POC MODEL 20 GHz IMPATT
TRANSMITTER DESIGN
Use of LNR 2W, 20 GHz GaAs SDR Read-IMPATT diodes, which
have demonstrated required capability for RF amplifier
deployment.
Use of readily available modest power level GaAs
MESFET chips in two-stage FET driver wherein FET's
are mounted on customized pretuned LNR carriers which
are in turn embedded in the microstrip circuit comprising
the two stage single-ended amplifier.
Passive combination of mutually isolated, modular
two stage IMPATT amplifier "building blocks" for simple
manufacturability, and enhanced reliability.
Graceful degradation in RF output power under random
device failure and "power down" capability, both by
"turning off" individual "building blocks".
IMPATT amplifiers, used in high gain-bandwidth product
stable amplification configuration, provide wide dynamic
range and small signal to full drive capability without
stability problems or undesired output spurii in absence
of input signal.
Compact low loss miniature multi-port high isolation
stripline wye junction circulators with individual
junctions serving as amplifier coupling circulators, and
with appropriate resistive internal terminations, as
input and interstage isolators.
Simple miniature non-critical easily aligned highly
reliable and mechanically rugged TEM-line IMPATT amplifier
mount design directly integrated with coupling port of cir-
culator and incorporating optimum tradeoff between RF power
output, DC/RF power added efficiency, gain-bandwidth and
output flatness.
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2. Thermal/Mechanical Design
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PROJECTED WEIGHT BUDGET FOR POC MODEL 20 GHz IMPATT TRANSMITTER
COMPONENT (QUANTITY)
IMPATT Power Section Building Blocks (4)
IMPATT Power Section Preamplifier (1)
FET Driver Section
4-Way Power Divider/Combiner (2)
Input Isolator (1)
DC Postregulators (7)
Monitor Conditioner (7)
Command Conditioners (6)
Wiring, etc.
Waveguide interconnects
EMI Filter Box
Connectors and Transducers
Structure and Hardware
TOTAL
WEIGHT (OZ)
16.0
3.0
2.0
6.0
0.5
10.5
3.5
2.5
1.0
8.0
2.0
1.0
20.0
76.0 oz (4.75 ,lb.)
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MECHANICAL ASPECTS OF POC MODEL 20 GHz IMPATT
TRANSMITTER DESIGN
Identical two stage • "building block" circulator-
coupled IMPATT amplifiers implemented as integrated
four junction dielectrically loaded stripline circula-
tor structures to the active ports of the second and
fourth junctions of which are directly coupled the
TEM-line IMPATT amplifier mounts. Each IMPATT mount
containing the hermetically sealed stud-mounted IMPATT
diode and its associated tuning and broadbanding/
transformation elements, is directly integrated with
the circulator housing, and is directly heat sunk to
the transmitter baseplate. The first and third junctions
comprising input isolators have their isolated ports
match terminated with directly integrated customized
miniature 20 GHz terminations, the former of which
accomodates RF-isolated, non dissipative DC bias input
for the IMPATT diodes.
The power section two stage IMPATT pre-amplifier is
implemented as a similar integrated, unitized structure.
The five two-stage IMPATT "building blocks" utilized in
the power section are mounted vertically and coupled
between a four way input power divider and output power
combiner the latter affixed to the transmitter baseplate
and the former elevated, thereby providing short, low
resistance thermal paths from the stud-mounted IMPATT
diodes, to the transmitter baseplate.
The four way waveguide power divider and combiner are .
essentially compensated reactive junctions, formed in
milled-out waveguide enclosed housings.
Power section IMPATT preamplifier, "building blocks"
and power dividers and combiner, mounted as above, are
directly inter-connected through matched and phase-
compensated waveguide sections, to form high packaging
density power section with most efficient utilization
of space.
Directly interconnected connectorless driver, section
comprising cascade of two-stage FET amplifier of duroid
based microstrip implementation.
Dielectrically loaded stripline terminated circulator
input isolator directly integrated with FET driver input
and through TEM/waveguide transducer, with transmitter RF
input WR-42 waveguide interface.
(12)
Miniatureized PC card DC bias postregulators each of
which utilize PC card mounted, hermetically sealed
"flatpack" functional IC's and discrete "pass"
transistors which are affixed to the transmitter base-
plate for better heat sinking.
PC card based monitor conditioners utilizing functional
IC's to derive required DC analog outputs, and inter-
connected directly with associated voltage regulator
cards.
PC card based command conditioners, providing turn off/
turn on of amplifier stages on external pulse command,
and interconnected directly with associated voltage
regulator cards.
(13)
THERMAL ASPECTS OF 20 GHz POC MODEL
IMPATT TRANSMITTER DESIGN
Mounting of all high dissipation components in
intimate thermal contact with overall enclosure
baseplate.
Use of high thermal conductance interfaces between
individual module baseplates and overall enclosure
baseplate.
Maintenance of short length, large area thermal con-
ductance paths of high conductance materials.
Optimum spreading in thermal paths to minim'ize baseplate
thermal density.
All dissipative component temperatures confined to less
than 10°C above the enclosure baseplate, with the
exception of the 20 GHz FET's and IMPATT's.
Dissipative elements widely distributed on enclosure
baseplate so that average thermal density presented to
baseplate mounting interface is low.
"Worst case" transmitter device junction temperatures
(those experienced by IMPATT diodes in the absence of
RF drive, under which condition all of the IMPATT diode
DC bias power is dissipated), at maximum baseplate
temperature of 75°C, are 235 degrees C.
(14)
WOP5T CASE* THERMAL ANALYSIS OF IMPATT
"ZDUl
1
DUAL-DIODE
MOUNT «
ULy'lIX*
3
i '•"'
J- OU__A_ »\ MlV\t-T»i h 1 t_K T- ;
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MOUNT
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DIODE
D / T\ = 7 . 5
THERMAL
PATH
Rl
R2
R3
R4
R5
R6
R7
R8
R9
RIO •
COMPOSITE
THERMAL
RESISTANCE
OC/W
10
0.36
0.1
0.02
0.18
20
0.6
0.2
0.04
0.36
TEMP. RISE
AT ABOVE
BASEPLATE
°C
150
5.4
1.5
0.3
2.7
150
4.5
1.5
0.3
2.7
MAXIMUM
TEMP .
T(OC)
234.9*
84.9
79.5
78.0
77.7
234*
84
79.5
78,0 j
77.7
*"WORST-CASE" IMPATT DIODE JUNCTION TEMPERATURE
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PACKAGING FEATURES OF 20 GHz POC MODEL
IMPATT TRANSMITTER DESIGN
Modular construction wherein, self-contained replaceable
FET driver and IMPATT power amplifier subassemblies
(and their associated miniature postregulators, command
conditioners, and monitor conditioners) are incorporated
as individual prealigned modules prior to embedding
in the transmitter master enclosure. This modular approach
provides enhanced RF performance, ease of assembly, inte-
grability and reliability with negligible impact upon
size and weight.
Direct mounting, through minimum thermal paths, of all
power dissipating modules and components, to enclosure
baseplate.
TEM line housings milled out from solid aluminum stock
All surfaces finished with silver plate and then lead-tin
electroplated and heated for final lead/tin flow (similar
construction used on currently manufactured high-rel
amplifiers).
Optimum spreading in thermal paths to minimize baseplate
thermal density.
Elimination, where passive, of internal RF connectors and
superfluous transmission line lengths, thereby enhancing
reliability and mechanical integrity as well as electrical
performance.
Partitioned housing machined from solid aluminum stock
thereby providing maximum degree of mechanical rigidity
consistent with minimized weight, as best tradeoff between
selective "lightening" for weight reduction and "stiffening"
for immunity to severe vibrational environments.
Monel EMI gasketing used around all cover openings.
Strain relief at all electrical solder "bridge" inter-
connections thereby avoiding thermal and mechanical
fatigue.
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ENVIRONMENTAL ASPECTS OF 20 GHz POC
MODEL IMPAT.T TRANSMITTER DEISGN
1. Operation over 0-75°C Temperature Range
design optimization for peak performance at the
high operating temperature extreme so as to
minimize impact of inherent rolloff in transmitter
RF output power, with increasing temperature.
passive temperature compensation within DC bias
voltage regulators to provide bias voltage versus
temperature profiles which maximuze performance at
high temperature extreme and maintain tolerable
variations in performance over the entire specified
temperature range.
use of temperature dependent residual heating
obtainable from dissipative elements of voltage
regulators to reduce temperature excursions of more
critical passive RF components, such as circulators.
2. Constructional Techniques to Maximize Mechanical
Integrity in Shock and Vibration Environment
all hardware torqued and staked,
all harnesses and cabling staked.
all wires provided with adequate band stress relief
at their termination.
no teflon wiring used.
all solder connections hand soldered.
elimination of loose fits, with all microwave parts
and assemblies under design compression fits.
cantilever structures minimized.
design maintains all structural resonances well
above 2000 Hz.
(17)
3. Electrical Design
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DC POWER BUDGET FOR POC MODEL 20 GHz IMPATT TRANSMITTER
DC Input DC Power Drain-W
Subassembly Quantity
FET driver
IMPATT Preamplifier
IMPATT "building
blocks"
+6V FET drain
voltage regulator
FET gate voltage
regulator
+26V IMPATT bias
voltage regulators
for:
. IMPATT preamplifier
. IMPATT "building
blocks"
Command Conditioners
Monitor Conditioner
1
1
4
1
1
1
4
6
7
Voltage (s)-v
+3V,+6V,-1V
+26V
+26V
+ 15V
-15V
+28V
+28V
+5V
Unit
0.3
15
22.5
0.5
0.02
1.2
1.73
0.02
0.02
Total
0.3
15
90
0.5
0.02
1.2
6.92
0.12
0.14
TOTAL DC POWER DRAIN 114.2W
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ELECTRICAL FEATURES OF 20 GHz POC MODEL
IMPATT TRANSMITTER DESIGN
Co-ordinated DC bias postregulation, command and
monitor conditioning for functional amplifier
subassemblies.
Apportionment of coordinated DC bias voltage post-
regulation and command and monitor conditioning
among amplifier stages is as follows: FET drain
(two stages), FET gate (two stages), IMPATT pre-
amplifier (two stage), IMPATT "building blocks"
#1, #2 and #3 and |4, (each two stage) thus resulting
in a total of seven dedicated voltage regulator/command
conditioner/monitor conditioner subassemblies.
Individual DC bias voltage postregulators, deployed
as above to provide passively temperature compensated
sufficiently regulated drain and gate bias voltage to
both FET driver stages and to each IMPATT power section
building block. Also included therein are foldback
current limiting circuits to protect amplifier stages
and secondary voltage input lines from excess current
conditions.
Monitor conditioner circuits deployed in conjunction
with corresponding postregulators, which provide analog
telemetry outputs linearly proportional to corresponding
DC bias currents, and to thermistor-derived unit temper-
ature.
Command conditioner circuits, deployed in conjunction
with corresponding monitor conditioners, provide
"shut-off" and "turn-on" gates to the post regulators
in response to input "turn-off" and "turn-on" command
pulses, with a change of state occurring upon receipt
of each new command pulse.
Individual high rel worthy connector for the DC
power input and associated ground return, and
analog command inputs and telemetry monitor outputs.
(21)
4. Key Device, Component and Subassembly
Specifications
(22)
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IMPATT Diode Specification
Supplier: LNR
Frequency range*: 19.7-20.2 GHz
RF power output*: 2W (min)
DC-RF conversion efficiency:* 22 percent (min)
Thermal resistance: 20 deg C/W (max)
Package: LNR Part No. 118000119
*measured in 20 GHz waveguide test oscillator
(25)
IMPATT Power Section "Building Block"
Frequency range: 19.7-20.2 GHz
Number of stages: 2
Number of IMPATT
devices/stage 1. (input stage)
2. (output stage)
RF power output: 6W (min)
Operating gain: 10.8 dB (min)
\
RF input drive level: +27 dBm (nom)
Gain compression ratio: 0.24 dB/dB (min)
AM/PM conversion: 2.3 deg/dB (max)
Noise figure: 37 dB (max)
Input/output VSWR: 1.25:1 (max)
DC power requirement: 22.5W (max) @ +26V
Construction: Composite WG/TEM
RF input/output interfaces: WR-42 WG
(26)
IMPATT Power Section Preamplifier
Frequency range: 19.7-20.2 GHz
Number of stages: 2
Number of IMPATT devices: 2
RF power output: 2.OW (min)
Operating gain: 15 dB (min)
RF input drive level: +18 dBm (nom)
Gain compression ratio: 0.4 dB/dB (min)
AM/PM conversion: 1.8 deg/dB (max)
Noise figure: 36.5 dB (max)
Input/output VSWR: 1.25:1 (max)
DC power requirement: 15W (max) @ +26V
Construction: composite WG/TEM:
RF input/output interfaces: 1.5 mm (SMA)/WR-42 WG
(27)
Four-Way Power Divider/Combiner
Frequency range: 19.7-20.2 GHz
Residual insertion loss: 0.2 dB (max)
Port to port amplitude balance: +0.25 dB (max)
Port to port phase balance: +_5 deg (max)
Common port VSWR: 1.25:1 (max)
Construction: composite WG/TEM
RF input/output interfaces: WR-42 WG
(28)
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IMPATT Combinatorial Postamplifier
Frequency range: 19.7-20.2 GHz
Number of "building blocks": 4
Number of IMPATT devices: 12
RF power output: 22W (min)
Operating gain: 10.3 dB (min)
RF input drive level: +33 dBm (min)
Gain compression ratio: 0.24 dB/dB (min)
AM/PM conversion: 2.3 deg/dB (max)
Noise figure: 37.5 dB (max)
Input/output VSWR: 1.25:1 (max)
DC power requirement: 90W @ +26V
Construction: Composite WG/TEM
RF input/output interfaces: WR42-WG
(30)
IMPATT Power Section
Frequency range: 19.7-30.2 GHz
Number of "building blocks": 5 (incl. preamplifier)
Number of IMPATT devices: 14
RF power output: 22W (min)
Operating gain: 25 dB (min)
RF input drive level: +18 dBm (nom)
Gain compression ratio: 0.1 dB/dB (min)
AM-PM conversion: 3 deg/dB (max)
Noise figure: 37.5 dB (max)
Input/output VSWR: 1.25:1 (max)
DC Power requirement: 105W @ +26V
Construction: Composite WG/TEM
RF input/output interfaces: 1.5mm SMA/WR-42 WG
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- FET Specifications
Supplier - Varian, MSC, Dexcel
Frequency range: 19.7-20.2 GHz
Driver stage deployment _1
Small signal gain
Noise Figure
Output level @ 1 dB
gain compression
DC bias requirement
Thermal resistance:
Configuration
5.5 dB (min
6 dB (max)
+17 dBm(min)
10 ma @ +3V
(drain)
-IV (gate)
300 deg C/W
(max)
4 dB (min)
8 dB (max)
+21 dBm(min)
45 ma @ +6V
(drain)
-IV (gate)
100 deg C/W
(max)
carrier-mounted chip
(32)
FET Driver Section
Frequency range: 19.7-20.2 GHz
Number of stages: 2
Number of FET devices: 2
RP power output: 62.5 mW (nom)
Operating gain: 9 dB (min)
RP input drive level: 9 dBm (nom)
Gain compression ratio: 1 dB/dB
A14/PM conversion: 0
Noise figure: 8 dB (max)
Input VSWR: 1.25:1 (max)
Output VSWR: 2:1 (max)
DC bias requirement: 10 mA @ +3V
45 mA @ +6V
-IV
Construction: Composite WG/TEM
RP input/output interfaces: WR-42WG/1.5 mm SMA
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B. DETAILED POC TEST PLAN/PROCEEDURES (2.4.3/2.4.4)
(34)
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1.0 INTRODUCTION
This test plan describes the test and methods which will
be used to evaluate the performance of the 20 GHz IMPATT Trans-
mitter (ITX) Proof-of-Concept Model. The formal test program
will be based on the specifications and requirements outlined
in contract NAS3-22491. The test plan consists of functional
tests at room ambient temperature and atmospheric pressure and
environmental tests to simulate space conditions. . The functional
tests are described in Sections 2.0, 4.0 and 5.0, whereas the
thermal vacuum tests to be performed on the POC model are described
in paragraph 5.8. All raw data taken during the acceptance tests
will be properly recorded and analyzed for worst case performance
unless otherwise noted.
(36)
2.0 ACCEPTANCE TESTS
Acceptance tests on three POC model IMPATT transmitter
assemblies shall be conducted in a standard ambient environment
to demonstrate that the POC Model design meets the RE performance
specification outlined in the previously presented POC Model
Design. One POC Model will be subjected to additional testing
in a thermal vacuum environment. The standard ambient condition
for conducting POC Model acceptance tests shall be as indicated
below:
a) Temperature, +60° to +80°F
b) Relative humidity, 70 percent or less
c) Barometric pressure, between 28 and 32 inches of mercury.
(37)
3.0 THERMAL VACUUM TESTING
Thermal vacuum testing will consist of mounting a POC model
assembly on a baseplate which contains a reference temperature
sensor and installing this assembly in a thermal vacuum chamber.
Limited functional tests will be conducted at standard ambient con-
ditions to establish a reference baseline. A vacuum of less than
5 x 10"-* torr is then established in the chamber and the limited
functional tests are repeated at ambient temperature. Limited
functional testing is then conducted at an elevated baseplate tem-
perature of 75°C, and a reduced baseplate temperature of 0°C. A
repeat of testing at ambient temperature in vacuum and at ambient
pressure completes the thermal/vacuum test cycle.
4.0 SUMMARY TABLES
Table 4-1 summarizes the acceptance tests to be conducted
on all three POC Model assemblies. Table 4-2 summarizes the
limited functional testing and thermal/vacuum test sequence required
for testing one POC Model in a thermal/vacuum environment.
(38)
TABLE 4-1
POC MODEL ACCEPTANCE TESTS
(STANDARD AMBIENT ENVIRONMENT)
PERFORMANCE PARAMETER
Frequency Range
RF Output Power/Gain
Gain Variation vs Freq.
Gain Slope
DC Power/Efficiency
Noise Figure
In-Band Overdrive
Input/Output VSWR
Group Delay
AM-PM Conversion
Phase Linearity
Harmonic/Spurious
Response
RANGE OF TEST PARAMETER
RF 19.7-20.2 GHz
TEST PROCEDURE
(PARAGRAPH)
5.1
RF 19.7, 19.95, 20.2 GHz
RF 19.7, 19.95, 20.2 GHz
RF 19.7-20.2 GHz
RF 19.7-20.2 GHz
RF 19.7-20.2 GHz
(3 freq over band)
RF IS.7-20.2 GHz
RF 19.7-20.2 GHz
5.2
5.3
5.4
5.5
5.6
5.6
5.7
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TABLE 4-2
POC MODEL THERMAL/VACUUM TESTS
A. Limited Functional Testing
PERFORMANCE PARAMETER
Frequency Range
RF Gain/
Gain Variation vs freq.
Gain Slope
DC Power
RANGE OF TEST PARAMETER
RF 19.7-20.2 GHz
TEST PROCEDURE
Gain Setup
B. Test Sequence
Baseplate Temperature
1 60°-80°F
2 60°-80°F
3 75°C
4 0°C
5 60°-80°F
6 60°-80°F
Pressure
Ambient
Vacuum
Vacuum
Vacuum
Vacuum
Ambient
(40)
5.0 TEST DESCRIPTIONS
(41)
5.1 Gain/Frequency Range/RF Output Power/Efficiency
Gain Variations (3.2.2.1, 3.2.2.2, 3.2.2.4, 3.2.2.6,
3.2,2,7, 3.2.2.15)
The power output variations and power output
added efficiency will be measured using the test set-up of
Figure 5-1. The unit will be mounted on a temperature controlled
baseplate and will be powered with +28, +15, +5 and -15 VDC
sources. D.C. voltages, currents and temperature of the unit
will be continuously monitored and recorded at beginning and end
of test. The test set-up will be initially calibrated for RF power
and frequency range with the ITX unit removed. The power level
into the ITX will be set to the nominal required level +13.0 dBm
(20 mW). the frequency range will be set on a sweeper from 19.7
to 20.2 GHz. With the ITX removed, the response of the test set-
up will be measured and stored in the memory of the network analyzer.
The ITX will then be installed in the test set-up with power "ON"
and the response of its gain displayed on the CRT of the network
analyzer in "Memory Minus input" mode at 1 dB/Division sensitivity.
The response will be plotted on the x-y recorder and properly
annotated. All traces will be properly annotated for corresponding
input power levels and analyzed for compliance to gain specifica-
tions. Output power and power added efficiency will be calculated
from the gain data as follows:
. pout = pin x 10G,where G = Gain (dB)/10
Power added efficiency = POU4- - Pin
..
 T x 100VDC ~ -"-DC
where VDC AND IDC are the DC voltage and current
inputs, respectively, to the ITX
(42)
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5.2 Noise Figure (3.2.2.3)
The operating noise figure of the ITX will be measured on
a point by point basis at the nominal drive level +13.0 dBm using
a calibrated noise diode, a mixer and automatic noise figure meter
shown in Figure 5.2.
Set the signal generator to the lower band-edge frequency
of 19.7 GHz. Adjust the tunable trap (T) to absorb the amplified
signal at the output of ITX to a level below saturation of the
mixer (M). Set the automatic noise figure meter to "CAL" and
adjust the calibration to the excess noise ratio (ENR) of the
calibrated noise diode at 19.7 GHz. Set the automatic noise figure
meter to "AUTO" and read and record the corresponding noise figure
in dB. Repeat test at mid-band (19.9 GHz) and upper band edge
(20.2 GHz). Analyze results for compliance to specifications.
(44)
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5.3 In-Band Overdrive (3.2.2.5)
The in-barid overdrive capability of the ITX will be
measured using the test set-up of Figure 5.1. The input level
into the ITX will initially be set to nominal +13.0 dBm and a
swept gain response will be plotted on the x-y recorder. The
input will be adjusted +5 dB and the output monitored on the CRT
of the network analyzer. The above condition will be maintained
for a short TBD time interval after which time the input level to
the ITX will be adjusted back to nominal and a second gain trace
plotted on the same graph sheet as the first trace. Data will be
properly annotated and analyzed for degradation in performance of
the ITX.
(46)
5.4 Input/Output VSWR (3.2.2.8)
The VSWR tests will be performed using the test setup of
Figure 5.3. The measurement will be made on a swept frequency
basis in both operating and non-operating modes for the ITX. The
nominal power level +13.0 dBm) and frequency range (19.7-20.2 GHz)
will be set at the input to the ITX. The test port will be
calibrated with a matched load for the ITX port to be measured
(1.30:1 Input and Output). A plot of the return loss response
will be recorded on the x-y plotter via the PMI network analyzer.
The matched load will then be replaced with the ITX port and
a second plot recorded on the same x-y graph sheet. The data
will be properly annotated and analyzed for compliance. The test
will be similarly repeated with ITX in non-operating mode and
for the remaining port using the appropriate matched load. All
data will be analyzed for compliance to specifications.
(47)
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5.5 Group Delay Variation (3.2.2.10)
The group delay variation of the ITX will be measured
using the test set-up of Figure 5.4. The sweep oscillator will
be set to sweep a 1 GHz band centered on 20 GHz and a slow sweep
time of 1 to 10 sees. A 20 GHz pin modulator will be driven with
a 1 MHz to 10 MHz modulation frequency. The RF power and
modulator signal amplitude will be adjusted to obtain an undistorted
sinewave on channel B of the Vector Voltmeter using an oscilloscope/
as shown. The signal amplitudes into channel A and B will be
adjusted for equal levels using the variable attenuator. The x-y
recorder will be calibrated for phase resolution with ITX removed.
A group delay response plot of the ITX will be made after inserting
the unit into the test setup. Data will be annotated and
/
analyzed for compliance.
(49)
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5.6 Phase Linearity/AM To PM Conversion (3.2.2.13, 3.2.2.12)
The test set-up of Figure 5.5 will be used for these
measurements. Initially, an electrical equivalent length of
the ITX will be installed in the test set-up. The power level
(+13.0 dBm) will be set before the 30 dB pad to obtain equal
levels at the "REF" and "test" ports of the harmonic converter.
The sweeper will be set to the frequency range 19.7-20.2 GHz. With
the test set-up calibrated, the transmission test set unit will
be adjusted to display phase response on the HP network analyzer
at .a sensitivity of 45°/Div. The phase output of the analyzer
will be expanded from lOmv/degree to lOOmw/div on the linear
amplifier of the PMI Analyzer. The response will be stored in
memory. The w/g electrical length will be replaced with the
ITX unit in operating mode. The phase response of the ITX will
then be displayed on the PMI analyzer CRT in "Input Minus Memory"
condition and the trace plotted on calibrated graph sheet using the
x-y recorder. Without disturbing the test set-up, the input power
into the ITX will be adjusted +2 dB from nominal power level
using the w/g variable attenuator. The resultant responses will
be plotted on the same graph sheet. All data will be annotated
and analyzed for compliance.
(51)
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5.7 Harmonic/Spurious Outputs (3.2.2.14)
The spurious outputs requirement will be satisfied by
manually sweeping a CW signal of nominal power level (+13 dBm) into the
ITX and observing the output with a spectrum analyzer. Harmonic
and non-harmonic components will be observed on the calibrated
display of the spectrum analyzer and signal level and frequency
of each recorded on a data sheet. The sensitivity of the spectrum
analyzer will be set to a minimum 60 dBc range to satisfy the
requirement for non-harmonic components levels. In addition,
an automatic preselector (HP8443A) will be used in conjunction with the
spectrum analyzer to filter mixing and spurious responses of the
L.O sources in the analyzer.
(53)
5.8 Thermal Vacuum Test (3.2.3)
The thermal vacuum requirements for the ITX will be
satisfied upon successful completion of the initial functional
tests outlined in sections 5.1 through 5.7. A thermal vacuum chamber
will be used for the tests as shown in Figure 5.6. The ITX unit
will be mounted on a baseplate inside the thermal vacuum chamber
with a temperature sensor attached to the plate for monitoring
the operating temperature inside the chamber. A limited func-
tional test (LF) consisting of a gain response will be performed
prior to evacuation of the chamber to establish a reference base-
line (see timeline Figure 5.7). This will be accomplished
as discussed in the gain test of paragraph 5.1 of this section. Upon
evacuation to the desired level of 1 x 10~"10 torr the base-
plate temperature will be raised to 165°F and a second gain trace
will be recorded after a stabilization period of TBD hours.
After a four (4) hour dwell at 165°F the baseplate temper-
ature will be lowered to 30°F. A gain trace will be recorded at
30°F after a stabilization period of TBD hours. The baseplate
temperature will be returned to room ambient after completion of
a four (4) hour dwell at 30°F. A final gain trace will be recorded
after venting the chamber. All data will be compared for repeat-
ability and compliance to gain performance requirements.
(54)
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5.9 Test Sequence
The test sequence for the acceptance b
program will be performed as follows:
Initial functional tests
Thermal vacuum tests
Final functional tests
All tests are described in the precedii
Initial and final functional tests will be ii
repeatability of data and will be performed i
ambient conditions.
(57)
6.0 TEST EQUIPMENT LIST
The following list of test equipment on its equivalent
will be used to perform the tests in this plan.
DESCRIPTION
CW Signal Generator
20 GHz Sweeper
Network Analyzer
Network Analyzer
Sweep Amplitude Plug-In
Log Amp/Memory Plug-In
Linear. Amp/Memory Plug-In
Phase Magnitude Plug-In
Spectrum Analyzer
RF Detector (2)
RF Crystal Detector .
Power Meter
Thermistor Head
Waveguide Attenuator
Noise Figure Meter
Oscilloscope
Digital Voltmeter
D.C Power Supply
Noise Diode
X-Y Plotter
Harmonic Converter
VSWR Bridge
Frequency Counter
MFG/MODEL
HP628A
HP8690B
PMI1038
HP8410A
PMI 1038-H13
PMI 1038-V12
PMI 1038-V20
HP8412A
HP141T/8555A/8554B
PMI 12466
Aertech W806FS
HP431B
HPK486A
Flan Microwave 20/11
Ailtech 7514
Tektronics 465
Simpson 464
Kepco JOE 55-10M
Ailtech
PMI 1034
HP8411A
Narda 5082
SD 6054B
(58)
6.0 TEST EQUIPMENT LIST (CONT'D)
DESCRIPTION MFC/MODEL
Transmission Test Set HP8740A
Directional Coupler HP11692D
Yig Preselector HP8445B
RF Switch (2) HP8761A
Mixer (20 GHz) Honeywell SMC-1826
Vector Voltmeter HP8405A
Modulator (20 GHz) Narda
(59)
7.0 TEST DISCREPANCIES
Any discrepencies observed during the course of POC Model
acceptance testing will be immediately flagged and brought to the
attention of the cognizant quality assurance engineer. QA will
convene a review board consisting of the technical program manager,
director of quality assurance, the quality engineer, reliability
engineering, and the director of high-rel engineering. This board
will (a) document the nature of the discrepancy; (b) attempt to
isolate the cause i.e. test set-up, design, component failure etc;
(c) direct further failure analysis and (d) define retest require-
ments.
•
The nature of any discrepancies will be categorized into one
of three possible types:
1) Performance Discrepancy whereby the POC model measured
performance of a particular parameter is below the
anticipated design goal. In this case the equipment log
will be carefully reviewed and acceptance test data
compared to manufacturing test data and pre-A.T. inte-
gration data. This will ascertain whether or not the
discrepancy is historical to the sub-assembly involved.
If.so, design engineering will recommend modifications
or follow-on technology development leading to improved
performance for flight hardware. Acceptance testing
will continue from the point where the discrepancy was
noted. If 'the anomally can not be explained from past
performance records, category 2 applies, as described below.
2) A shift or change is observed in one or more parameters
which affects performance relative to design goal. The
unit will be removed from acceptance test and evahajted
to determine the sub-assembly or component requiring
adjustment/realignment. If the affected area is one
previously defined as being of flight type design, extensive
failure analysis will be performed and appropriate design
modification recommendations made. Depending on the outcome
of said failure analysis the unit may be returned to test
in sequence or retest ordered from initial acceptance test.
(60)
3) Complete loss of performance whereby the POC model
ceases to function. In this case the unit will be re-
moved from test and submitted for failure analysis which
will determine the mode of failure, recommend design
modifications, if any, and define any repair action to
be implemented. Depending on the outcome of said
analysis the unit may be returned to test in sequence
or retest ordered from initial acceptance test.
Any and all test discrepancies will be duly recorded in the
POC model equipment log. The results of all failure analysis will
be fully documented via a failure analysis report and said report
will become a permanent part of the acceptance test data package
for the POC Model as well as the acceptance test report. Design
modification recommendations or recommendations for follow-on
technology development which may result from any test discrepancies
will be included in the formal analysis of test results.
(61)
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1.5 SCOPE OF 20 GHz DEVICE/ASSEMBLY TECHNOLOGY DEVELOPMENT
In order to address the previously enumerated critical technology areas
identified in the preferred 20 GHz transmtter design approach, the following
key 20 GHz devices and circuits were developed and demonstrated in breadboard
form within the device/assembly technology task:
. SDR GaAs Schcttky modified-Read-profile IMPATT diodes, in stud-
mounted encapsulated structures/
Dual-junction (six port) stripline circulator;
Coaxial one-port IMPATT test mount for diode impedance measurements
and single stage test amplifier experiments;
Two stage, circulator coupled, composite TEM line IMPATT "building
block" amplifier, incorporating single IMPATT diode per stage;
Single-stage duroid-based microstrip FET amplifier, utilizing procured
FET chip mounted on customized in-house carrier;
Four way waveguide reactive junction power divider/combiner.
The goals on developed device/assembly performance, enumerated in the
above table, are consistent with the previously described preferred 20 GHz
transmitter design, which assumed 6W dual diode IMPATT building block output
stages.
COMMUMCATIONS
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SCOPE OF 20 GHz DEVICE/ASSEMBLY TECHNOLOGY DEVELOPMENT
A '-"-IMPATT POWER SECTION """•'
1. ELEMENTS TO BE DEVELOPED @ 20 GHz
. GaAs READ-IMPATT DIODES
. CIRCULATOR-COUPLED IMPATT TEST AMPLIFIER
. 4 WAY POWER DIVIDER/COMBINER
. TWO-STAGE IMPATT "BUILDING BLOCK" AMPLIFIER
2. OBJECTIVES OF BREADBOARD DEVELOPMENT - DEMONSTRATION OF PERFORMANCE
-CAPABILITIES/GOALS AND VALIDATION OF DESIGN OF 20 GHz
. IMPATT DIODES: 1.5-2W (MIN) RF POWER @ 20-25% (MIN) EFFICIENCY
(IN TEST OSC.)
. CIRCULATORS: 0.25 dB (MAX) INS. LOSS/PASS AND 20 dB MIN ISOL/RET.
LOSS OVER 2 GHz MIN BW
. BUILDING BLOCK AMPLIFIERS: >2.5-3W MIN RF OUTPUT OVER 0.5 GHz MIN BW
. 4 WAY P/D, P/C:^ 0.25 dB MAX RESIDUAL LOSS OVER 0.5 GHz MIN BW
3. CONSTRUCTION / IMPLEMENTATION APPROACHES
. ENCAPSULATED, STUD-MOUNTED IMPATT DIODES
. COAXIAL IMPATT TEST MOUNT
. STRIP-LINE CIRCULATOR FOR TEST AMPLIFIER
. COMPOSITE TEM-LINE TWO-STAGE IMPATT "BUILDING BLOCK"
. WAVEGUIDE REACTIVE-JUNCTION 4 WAY DIVIDER/COMBINER :
B - FET DRIVER SECTION
1. ELEMENTS TO BE DEVELOPED @ 20 GHz
. TEST AMPLIFIER
2. OBJECTIVES OF BREADBOARD DEVELOPMENT
. SELECTION OF PREFERRED FET DEVICE
. DEMONSTRATION OF DRIVER AMPLIFIER PERFORMANCE CAPABILITY
. VALIDATION OF DRIVER AMPLIFIER DESIGN
3. CONSTRUCTION/IMPLEMENTATION APPROACHES.
. FET DEVICES IN CHIP FORM, MOUNTED ON CUSTOMIZED IN-HOUSE CARRIERS
. DUROID-BASED MICROSTRIP FET AMPLIFIER STAGE W/> 5 dB LINEAR GAIN,
>0.5 GHz BW AND>50 mW OUTPUT LEVEL @ 1 dB GAIN COMPRESSION
COMMUMCATtONSP INC
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2.0 20 GHz IMPATT DIODE DEVELOPMENT
COMMUNICATIONS;? we
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2.1 PROGRAM OBJECTIVES
In order to satisfy the performance objectives on the overall
20 GHz IMPATT transmitter, the corresponding design goals on the
20 GHz IMPATT diodes to be deployed therein are as follows:
RF power output: 1.5 to 2.0W CW (min)
Frequency: 20 GHz (nom.)
DC-RF conversion efficiency: 20-25 percent (min)
The frequency design objectives, directed to measured IMPATT
diode performance in a 20 GHz waveguide test oscillator, is con-
sistant with the requirements dictated by the previously depicted
preferred 20 GHz transmitter configuration. The high .DC-RF con-
version efficiency requirement necessitates the use of GaAs as
the diode semiconductor material, as opposed to the less efficient
albeit more mature Si technology.
A vital part of the overall GaAs IMPATT diode development
effort was the selection, evaluation and collaboration with one
or more outside suppliers of state-of-the-art epitaxial GaAs
material, grown to LNR specification.
COMMUMCATIONS/ MC
16
PROGRAM OBJECTIVES
DEVELOP ADVANCED - GaAs IMPATT DIODE TECHNOLOGY FOR 20 GHz
20 WATT SOLID STATE SPACEBORNE TRANSMITTER
DEVICE GOALS
RF POWER OUTPUT (Po) 1.5 to 2.0 WATTS CW (min)
FREQUENCY (fo) 20 GHz (nom)
EFFICIENCY ("?) ' 20-25 Percent (min)
THERMAL RESISTANCE (9th) 25 Degrees C/W (max)
COMMUMCATIONS J MC
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2.2 DEVICE DESIGN CONSIDERATIONS
Alternatives considered during the evaluation of an optimum
20 GHz GaAs IMPATT device design encompassed:
a) GaAs epitaxial growth technique
VPE - vapor phase epitaxy
MBE - molecular beam epitaxy
b) doping profile
single versus double drift (SDR vs 'DDR)
. high-low (HL) vs low-high-low (LHL)
c) junction formation
grown (p-n) vs Schottky (SDR only)
single versus multiple mesa cross sections
simple versus complex structure
d) heat sinking
gold plated versus metallized diamond heat sink
(PHS vs DHS)
e) packaging alternatives
hermetically scalable package versus open structure
single versus multiple chip embedding
The criteria utilized in enduring a preferred device design
from among the above alternatives included:
potential RF performance
realizability of epitaxially grown doping profile
practicality of associated processing
These criteria were also applied within the context of the
capabilities of several potential outside sources of epitaxial
grown GaAs wafers.
18
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2.3 PREFERRED LNR IMPATT DEVICE DESIGN
Based upon imposition of the foregoing criteria to the
previously presented IMPATT diode design alternatives, the pre-
ferred LNR GaAs IMPATT device design comprised the .following
features:
Based upon the availability of two independent outside
sources of epitaxial GaAs material, epi-wafers grown to
precise LNR specifications by both VPE and MBE were
procurred and processed into IMPATT chips.
SDR rather than DDR doping profiles were grown, based
upon the comparative simplicity and lower development
risk of the former, despite the potentially higher RF
power output capability of the latter.
The modified Read (LHL) doping profile was selected
rather than the simpler HL profile, due to the higher
potential DC to RF conversion efficiency of the former,
as well as the availability of a greater number of
degrees of freedom in optimizing the LHL doping profile
for realization of best performance.
The Schottky rather than grown (p-n) junction configuration
was selected, as it not only permitted an additional
iteration in remeasurement of the epitaxial layer doping
profile but more significantly, permitted efficient fine
grain optimization of the surface to high doping region
distance. In-house processing avoided excessively time
consuming and costly optimization during the epitaxial
growth cycle. Once this distance has been extablished
a p-layer could easily be grown in place of the Schottky
barrier.
A circular cross section single mesa junction geometry
was selected in preference to more complex multiple
or distributed junction configurations despite the
potential increase in RF power generation and decreases
in thermal resistance with increasing junction area,
thereby avoiding unusually low RF junction impedance
levels and excessively complex and potentially un-
reliable device contacting requirements.
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Gold plated (PHS) rather than diamond (DHS) heat sinking
of the IMPATT chip was pursued as the primary approach
(although preliminary DHS investigation was undertaken)
due to its higher probability of success despite the 20
to 25 percent potential reduction in diode thermal re-
sistance obtainable using DHS. The active or heat
generating surface was bonded directly to the package
stud.
Enclosed hermetically sealable rather than open structure
packaging configuration was selected on the basis of its
superior reliability and mechanical integrity for ultimate
spacecraft deployments.
Single rather than multiple chip per package deployment
was selected since, based upon preliminary experiments
at LNR, the latter exhibited poor combinatorial efficiency
and tended to introduce undesired modes of spurious
oscillation which were not readily suppressed.
The foregoing considerations provided the basis of the pre-
ferred LNR GaAs IMPATT design, as described in the following
paragraphs.
COMMUMCATIONS
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2.4 CRITICAL STEPS IN GaAs IMPATT DIODE DEVELOPMENT & EVALUATION
The evaluation of a successful 20 GHz GaAs IMPATT diode
design and implementation required the following series of critical
and somewhat interactive steps:
design and specifica-tion of the preferred SDR LHL doping
profiles for the proposed epitaxial GaAs material;
procurement and characterization of epitaxial GaAs wafers
grown by reliable suppliers^
process development for ultra thin, stress free IMPATT chips
assembly and characterization of packaged 20 GHz
IMPATT devices.
The LNR approach to and results incurred during the per-
formance of each of these steps in the successful 20 GHz IMPATT
diode development process are described in the following para-
graphs .
COMMUNICATIONS/ WtC
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CRITICAL STEPS IN GaAs 1MPATT DIODE
DEVELOPMENT AND EVALUATION
EPITAXIAL MATERIAL DEVELOPMENT
Design and specification of suitable 20 GHz single drift
modified Read doping profiles.
Identification and development of suitable outside suppliers
with capability to grow specified epitaxial GaAs material.
Evaluation of epitaxial GaAs structure.
Iteration of doping profile design and epitaxial growth
for optimum device characteristics.
IMPATT CHIP DEVELOPMENT AND IMPLEMENTATION
Wafer thinning and contact layer thickness optimization.
Surface preparation prior to forming the Schottky barrier
metal structure.
Schottky and ohmic contact metallization.
Stress free chip formation.
Junction area etching.
IMPATT DIODE DEVELOPMENT AND IMPLEMENTATION
Implementation of void-free chip bonding techniques
Development of high temperature solder-and thermocompression
bonding techniques
Development of optimum chip embedding/heat sinking config-
uration
Realization of hermetically scalable package having minimum
parasitic circuit elements.
DEVELOPMENT OF REQUIRED CHARACTERIZATION CAPABILITY
Doping profile reconstruction as a function of C-V data.
Surface and profile characterization using SEM, ESCA, SAM
EBIC.
Thermal resistance measurement.
RF characterization in suitable test oscillator structures-
E5
2.5 DESIGN AND SPECIFICATION OF IMPATT DOPING PROFILE
In order to maximize the probability of success in the
realization of the specified epitaxial GaAs which is within the
reproducable growth capabilities of potential semiconductor
material suppliers, a family of LHL doping profile designs have
been generated. The realized growth "window" provides a range
of values of the following critical LHL profile parameters for
acceptable device performance:
X = active layer depth, e.g, location of highly doped
" (H) "spike" relative to Schottky contact interface
Np = peak doping density of "spike"
5" = width of "spike"
WD = width of lightly-doped drift region
ND = drift region doping density
The tradeoff in potential RF performance with the degree of
relaxation in'specification of the foregoing critical L-H-L profile
parameters relative to their optimum "modified Read" values, shows
that considerable relaxation is possible without intolerable deter-
ioration in predicted RF performance.
Accordingly, this family of LHL doping profile designs formed
the basis for the specification and procurement of GaAs epiwafers
as described in the following paragraphs.
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2.7 EPITAXIAL GaAs (LHL) DOPING PROFILE RECONSTRUCTION
The accurate reconstruction of the GaAs epiwafer doping
profile as a function of the distance from the surface of the .
active region is the most critical step in evaluating the grown
layer structure with respect to potential IMPATT diode per-
formance. Capacitance-voltage profiling is the technique used
to characterize the grown single drift modified Read (LHL)
IMPATT structure. The technique is based on the measurements
of the capacitance as a function of negative applied voltage of
a series of Schottky barrier diodes processed from said IMPATT
wafers.
By measuring the depletion layer capacitance (C(v\) as a
function of the applied reverse bias voltage (V), the doping
density (N) can be derived as a function of the calculated
distance from the surface, based upon accurate measurement of :
the junction area. For the complete profile reconstruction of :
multi-layer LHL IMPATT structure, it is necessary to step-etch
wafer sections in discrete increments of active layer depth
prior to forming the Schottky barrier interface. Specifically,
accurately controlled step etching will move the surface on which
the Schottky barrier structure is formed towards the highly doped
spike and finally past the spike into the drift (Low) region.
The Capacitance-voltage profiling has been performed using
both manual and automatic measurement, with representative mea-
sured results from the latter as shown.
NC
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BLOCK DIAGRAMS OF C-V DATA ACQUISITION SYSTEMS
A) AUTOMATIC PROFILING BLOCK DIAGRAM
B) MANUAL PROFILING BLOCK DIAGRAM
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For this purpose of verification of the doping profile of
each GaAs epiwafer procured fur ultimate IMPATT diode fabrication,
as small section of the wafer is removed and used to fabricate
a series of Schottky diodes, as described previously, per the
depicted process flow chart.
For each of these Schottky diodes, corresponding to a
different value of etched surface layer thickness, the data
acquisition includes fine grain measurements of reverse bias
capacitance versus applied voltage steps, photographic record
of current-voltage (I-V) characteristic and carefully measured
junction areas.
Measurements of the epitaxial wafer doping profile and the
corresponding series of Schottky diode current-voltage character-
istics provided the basis for an early prediction of potential
IMPATT diode performance, which was verified during subsequent
RF measurements on fabricated devices.
During the course of the development the following number
of epitaxial GaAs wafers were characterized:
# of Wafers # of Wafers Meeting
Growth System Characterized Requirements
VPE 35 7
MBE 6 3
Those of the foregoing wafers with measured doping profiles
corresponding to the required level of potential 20 GHz IMPATT
device performance, were used to process IMPATT chips as described
in the following section.
COMMUMCAT1ONS
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2.8 IMPATT CHIP DEVELOPMENT AND IMPLEMENTATION
The optimum design of a III-V semiconductor (e.g. GaAs)
IMPATT diode for maximum RF power output and DC-RF efficiency
consistent with tolerable thermal resistance represents a trade-
off between many competing factors. The key dimensional design
parameters characterizing the physical GaAs IMPATT chip implement-
ation include:
Chip thickness (N++ Substrate)
Effective mesa area
Mesa geometry
Ohmic and Schottky barrier metal structure
Void-free chip to package bond
Accordingly, a GaAs material process was developed, which
took the aforementioned criteria into consideration. The process
flow shown enabled LNR to realize IMPATT chips with an average
thickness of 10 to 12 microns and achieve stress-free chip
separation. During the development phase a combined total of
3400 chips were produced for the purpose of providing a com-
prehensive material, process and device performance (DC and RF)
evaluation.
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2.9 IMPATT DIODE PACKAGING
It is LNR's experience that the internal IMPATT diode thermal
interfacial quality plays a very significant role in determining
the total thermal resistance and consequently the operating
junction temperature of the diode. Furthermore, it is also
LNR's finding that device package parasitic inductance and
capacitance have a considerable effect on performance. The
packaging process developed encompassed both high temperature
solder bonding and thermocompression bonding achieving
excellent chip to package "foot prints" (e.g. void free inter-
faces) . Over 500 packaged IMPATT diodes were fabricated for DC
and RF evaluation.
COMMUMCATIONS
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2.10 IMPATT DIODE CHARACTERIZATION
The evaluation of each of the IMPATT diodes fabricated as
described previously included the measurement of:
DC current-voltage (I-V) behavior, including the diode
forward (VF) and reverse (Vg) breakdown voltages, and
the leakage current (IL measured at 50% of the lOua
reverse breakdown voltage) .
Capacitance-voltage (C-V) measurements taken at zero
bias, minus 3 volts and near the reverse breakdown.
In addition, two diodes of each metalization lot are
used for profile reconstruction (as described previously)
to identify potential processing related changes and
barrier interface instabilities.
38
Thermal resistance O-th^ to determine diode junction
temperature and to identify problems associated with
the chip and/or contacting ribbon bonds.
RF parameters, such as power output (Po) , operating
frequency, DC-RF conversion efficiency (rO ) operating
voltage and current.
The thermal resistance measurement configuration developed
at LNR, utilizing a unique refinement of that due to Haitz*
eliminates all frequency-dependent components, except for one
blocking capacitator, permitting small signal CW measurements
as opposed to the usual pulse method. The measurements are
made through a high series resistance, thus protecting the
device under test. A major advantage of this measuring method
is a highly flat frequency response up to 20 MHz as compared to
an upper limit of only ~3 MHz on the part of other related
methods. Therefore, it is possible to measure thermal response
times of ;S50 ns . The average thermal resistance achieved was
24°C/W without any specific emphasis on its optimization during
the development phase.
* R.H. Haitz, H.L. Stover and N.J. Tolar, IEEE Trans. Electron
Devices ED-16, .pg. 438 (1969)
THERMAL RESISTANCE MEASUREMENT CIRCUIT
lOttBtRECTIOHM. COUPU*
B) BLOCK DIAGRAM OF OSCILLATOR MEASUREMENT SETUP
FOR 20GHi IMPATTS
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The RF measurements were conducted in a dedicated K-band
waveguide oscillator test station, wherein variable tuning
adjustments permitted centering of the distribution of oscillator
frequencies in the vicinity of 20 GHz and simultaneous maximiz-
ation of RF power output. The results of the above measurements
ranging from 30 to 80 data points per diode were used extensively
during the IMPATT diode development sequence, wherein observation
was made of the impact on diode characteristics of fine grain
iterations in such device design parameters as:
LHL doping profile "spike" doping level and location
relative to contact interface.
LHL active layer depth and doping level.
Junction capacitance (as optimized by in-package etching).
Analysis of the fine grain measured results indicated that
each of these parameters exhibited a "window" over which accept-
able performance was achieved.
A combined total of more than 300 diodes were characterized.
The distribution of RF oscillator power output and DC-RF efficiency
for a quantity of 175 diodes operating in the 19-21 GHz
frequency range indicates a range of 1.3 to 2.7W and 12 to 22
percent, respectively.
CCNMMUMCATKNMS/MC
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TYPICAL IMPATT DIODE CURRENT-VOLTAGE CHARACTERISTICS
G304-4 Vp 0.2V/Div.
5V/Div,
G301-2B 0.2V/Div.
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2.11 20 GHZ IMPATT DIODE RF PERFORMANCE SUMMARY
LNR achieved the following level of developmental»^20 GHz
IMPATT diode performance, as measured in the aforementioned
K-band waveguide test oscillator:
Frequency range 18-21 GHz
RF power output: 1.3 to 2.7W
DC-RF Conversion efficiency: 12 to 22 percent.
In addition, a direct correlation was established between
amplifier and oscillator performance measurements, wherein IMPATT
diodes which exhibited~2W RF power output and 18 percent con-
version efficiency at 20 GHz in the test oscillator, demonstrated
-^2.5W RF power output, 4dB gain and 14 percent DC-RE1 power
added efficiency over a 1 GHz bandwidth in a single stage 20 GHz
test amplifier.
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MEASURED LNR IMPAJT DIODE PERFORMANCE IN W G TEST OSCILLATOR
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2.12 MBE vs VPE Performance
A byproduct of the 20 GHz IMPATT diode developed was a
comparison of the RF performance of GaAs IMPATT diodes fabricated
from MBE or VPE material as grown to precise LNR specifications
by two seperate epiwafer suppliers. Since this comparison was
not. itself the main thrust of the development effort, the avail-
able data is not a conclusive comparison of (epitaxial growth)
technology but also includes the result of random sampling
variations between different epitaxial GaAs wafers. In general,
the results obtained with LNR IMPATT diodes processed from both
types of epitaxial wafers are seen to be comparable, both on an
individual and statistical (histogram) basis. However, the MBE
technique for wafer growth, has, based upon wafer/diode yield data
accumulated during this development effort, established itself as
being more uniform and repeatable, and, consequently, capable of
achieving specified state of the art doping profiles with a min-
imum of iterations.
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2.13 DISTRIBUTION OF RESULTS
The distributions of measured IMPATT diode test oscillator
RF power output, efficiency and frequency data vary as widely
between wafers grown by a particular technique as between those
grown by MBE versus VPE. In reality substantial performance
variations are also evident from processing lot to processing
lot as the result of deliberately introduced process iterations.
However, as seen in histogramic data summaries, a large fraction
of the characterized diodes meet the basic RF performance
objectives. Introduction of tighter specifications however, in
order to achieve higher levels of RF performance reduces the
yield factor, thereby introducing a cost versus performance
tradeoff.
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3.2 20 GHz IMPATT TEST MOUNT AND TEST AMPLIFIER STAGE
A one port coaxial IMPATT diode test mount was implemented not only as a
vehicle for LNR IMPATT diode evaluation but also, when coupled to a 20 GHz
four port TEM-line circulator, as a means toward evolving and demonstrating
a baseline 20 Ghz IMPATT "building block" amplifier stage design. The coaxial
mount design was selected over its waveguide counterpart on the basis of its
lower-parasitic reactance diode mounting geometry, and its wider band immunity
against out of band oscillations. Accordingly, the test mount itself, incor-
porating an end-mounted IMPATT diode embedding geometry (for lowest diode
parasitics and best heat sinking) and in-line capacitive tuning element and cascaded
line transformation network, was used to accomodate small signal network analyzer
IMPATT diode negative impedance measurements. 'When extrapolated, these measure-
ments provided a useful large signal design characterization of the IMPATT diode as well
as a means toward selecting the optimum tuning and transformation elements.
The single stage test amplifier formed by connecting this IMPATT diode
mount to the output junction of a dual junction (4-port) breadboard 20 GHz TEM
circulator (the resistively match-terminated input junction comprises an input
isolator), demonstrates wideband high power operation of LNR IMPATT diodes
developed under this device/assembly task. Typical IMPATT diode performance
obtained in this 20 GHz test amplifier operated in the constant voltage mode
included 2.5W RF power output, 4 dB operating gain and 14 percent DC-RF power-
added efficiency over a 1.5 GHz bandwidth at a nominal 1W RF input drive level,
all of which in consistent with the 2W, 18 percent RF power/efficiency per-
formance exhibited by the same diode in a 20 GHz waveguide test oscillator.
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3.3 20 GHz MULTIJUNCTION CIRCULATORS
Both two and four junction (four-and- six port) circulators were
developed at 20 GHz for use as the coupling mechanisms for single stage
IMPATT "test amplifier and an integrated two stage IMPATT "amplifier re-
spectively, wherein the unused junctions are resistively match terminated
for use as input and/or interstage isolators. The preferred dielectrically
loaded stripline circulator configuration, though at the threshold of the
state-of-the-art at 20 GHz, was selected over its more conventional (at this
frequency) waveguide counterpart due to its:
Significantly smaller size and lighter weight (by factor of 4:1),
of particular importance since five such six-ports are utilized in
the preferred transmitter design.
Considerably wider bandwidth capability, which is of great
importance in presenting the IMPATT diode with a wideband well-
matched terminating impedance over wide "guard-bands" on either
side of the specified passband so as to maintain out of band stability.
Accordingly, both the four and six-port implementations exhibited the
following typical level of performance at 20 GHz.
less than 0.25 dB/pass insertion loss over 19-21 GHz
greater than 25 and 20 dB external port isolation/return loss over
19.5-20.5 GHz and 19-21.5 GHz, respectively
. greater than 24 and 20 dB interjunction isolation over 19.5-20.5 and
19-23 GHz, respectively
Relatively high power, DC insulating microwave absorbing loads were
utilized at each of the internally terminated circulator ports, providing RF
isolated DC bias entry networks for each of the associated IMPATT amplifier
stages*
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3.4 INTEGRATED. TWO-STAGE 20 GHz IMPATT AMPLIFIER
The design baseline achieved in the preveiously described 20 GHz IMPATT
test amplifier stage was extended to the implementation of a completely
integrated two stage, 20 GHz IMPATT amplifier. Constructed in a composite
coaxial/stripline transmission medium, with the in-line IMPATT mounts
connected to the second and fourth junction of the six port circulator, this
amplifier is typically mounted diode-side down to the baseplate for best
diode heat sinking. In the preferred 20 GHz transmitter design approach, this
two stage amplifier may be utilized as the power section preamplifier or, if
suitably modified to accomodate two 2W IMPATT diodes in the output stage, as
each of the four power section combinatorial "building blocks".
Typical measured performance of this two stage, 20 GHz integrated IMPATT
amplifier, over the 19.5-20.5 GHz frequency range, utilizing 1.5 to 2W GaAs
IMPATT diodes operated in the constant voltage mode,includes:
. maximum useful RF power output of 2.5W at 7.0 dB overall gain and
DC-RF efficiency of 12.5 percent at a 0.50W input drive level.
maximum DC-RF power added efficiency of 12.7 percent at 2W RF
output power, 13 dB gain and 0.1W input drive level
higher gain smaller signal operation exemplified by 1.25W RF
output power at 17 dB gain and 25 mW input drive level
This level of performance is useful as the 20 GHz transmitter power
section preamplifier and extrapolates to 5W RF output for a dual diode output
stage as required for the power section "building blocks".
COMMUNICATIONS/ NC
56
M -
u
57
3.5 SINGLE-STAGE 20 GHz FET TEST AMPLIFIER
To demonstrate the validity of the use of a two-stage 10 dB gain FET
driver section amplifier in the preferred 20 GHz transmitter design, a single
stage 20 GHz FET test amplifier was implemented in duriod based microstrip
transmission line. Utilizing a commercially available (DXL 3504A) 20 GHz
FET chip, mounted on a customized LNR carrier which incorporated self
contained gate input and drain output matching elements, this breadboard
test amplifier exhibited:
. 5.5 +1.0 dB monotonic small signal gain over the 19.7-20.7 GHz
frequency range.
+16.4 dBm (45 mW) RF output level at 1 dB gain compression
10 percent DC-RF power added efficiency at the 1 dB compression
point
Combining the above with a second FET amplifier stage utilizing currently
available higher level (0.1 to 0.25W) 20 GHz FET's can be shown, based upon
extrapolation of the above data, to yield a two-stage FET driver with the
desired 10 dB operating gain and 0.1W RF output at 1 dB gain compression.
!DJ
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3.6 20 GHz FOUR-WAY POWER DIVIDER/COMBINER
In the preferred 20 GHz transmitter design, the use of circulator-
coupled IMPATT "building block" amplifiers in the four-way combinatorial
power section postamplifier permits the utilization of a reactive (non-
isolated) four-way power divider and power combiner, since the terminated
ports of the input and interstage isolator in each "building block" provide
external port-to-port isolation for the divider and combiner. Therefore, for
minimum residual insertion loss and maximum compatibility with the combinatorial
postamplifier topology, a four way waveguide reactive junction divider/combiner
configuration was selected, and developed.
The breadboard implementation of the resulting 20 GHz four-way reactive
waveguide junction divider/combiner design, representable by a symmetrical 5x5
scattering matrix, exhibited the following measured performance over the 19.5-
20.5 GHz range:
Residual insertion loss: ^.0.2 dB (max) (combining efficiency
">96 percent)
. Common port VSWR: 1.1:1 (max)
In fact, the useful bandwidth of this divider/combiner was about 2 GHz.
Based upon the above measured results, the validity of the reactive wave-
guide junction divider/combiner design approach was amply demonstrated and seen
to yield the state of the art in 20 GHz combinatorial technology.
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.0 SUMMARY AND CONCLUSIONS
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4.0 SUMMARY AND CONCLUSIONS
This report has summarized the accomplishments of the
Device/Assembly Technology Development task wherein the key
state of the art technology items requisite to the development
and implementation of a POC model 20 GHz IMPATT transmitter were
developed and demonstrated.
The 20 GHz POC model 20W IMPATT transmitter paper design
generated on this program is configured around a two stage FET
driver and an IMPATT power section. The latter, in turn, consists
of a two stage, circulator coupled 2W IMPATT preamplifier cascaded
with a four way combinatorial postamplifier. This IMPATT post-
amplifier is formed by four identical two-stage, circulator-coupled
6W IMPATT "building block" amplifiers paralleled between identical
four way reactive power divider and combiner, wherein each
"building block" output stage utilizes two 2-2.5W IMPATT diodes
in a dual diode mount.
The primary accomplishements of the task include the
development, implementation and breadboard evaluation of:
20 GHz single drift GaAs Schottky LHL Read-profile
IMPATT diodes in hermetically sealed packages, which,
in developmental quantities, exhibited 1.5-2.7W RF
output power and 12-22 percent DC-RF power added effi-
ciency when evaluated in K-band test oscillator. Typical
diode performance in single-stage 20 GHz test amplifier
includes 2.5W to 2.8W RF power output, 4 dB gain and
14 percent DC-RF power added efficiency, over a greater
than 1 GHz instantaneous bandwidth;
critical constituent building blocks of POC IMPATT
transmitter design, including 6 port circulator, two
stage IMPATT amplifier, FET amplifier stage and four
way reactive power divider/combiner.
The measured results of the aforementioned development effort
serve to validate the POC IMPATT transmitter design.
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SUMMARY OF DEVICE/ASSEMBLY DEVELOPMENT RESULTS
1. 20 GHz GaAs Read-r IMPATT Diodes;
Construction: Stud-mounted, encapsulated
RF power output: 1.3-2.7W
Efficiency: 12-22 percent
2. Single-stage IMPATT Test Amplifier
Construction: composite TEM transmission line
Frequency range: 19.5-20.5 GHz
RF power output: 2.5-2.8W
Operating gain: 4.0-4.5 dB
Operating bandwidth: 1 GHz
DC-RF power added efficiency: 14 percent
3. Six-port (four -junction) circulator:
Construction: stripline
Frequency range: 19-21 GHz
Insertion loss/pass: 0.25 dB (max)
External port return loss: 20-27 dB
Interjunction isolation: 20-30 dB
4. Integrated two-stage IMPATT driver amplifier
Construction: composite stripline/TEM
Frequency range: 19.5-20.5 GHz
RF power output: 2.5W (nom)
Operating gain: 2.0dB (nom)
Efficiency: 12.5 percent
5. FET amplifier stage
Construction: Duroid-based microstrip
Frequency range: 19.7-20.7 GHz
Small signal gain: 5.5 +1 dB
RF power out @ 1 dB compression: 45 mW
DC power drain: 0.3W
6. Four-way power combiner
Construction: waveguide reactive junction
Frequency range: 19.5-20.5 GHz
Residual insertion loss: 0.2 dB (max)
Output port VSWR: 1.1:1
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E. POC MODEL DESIGN, TEST PLAN
AND PROCEDURES
FINAL REPORT
NASA CR 174716
Prepared For:
NASA Lewis Research Center
Cleveland, Ohio
CONTRACT NASA-NAS3-22491
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
HIGH TEMPERATURE (TH= 345°C)
20 GHz SCHOTTKY-BARRIER IMPATT DIODE
VALUATION BY D'AGOSTINO'S TEST*
D=
WHERE,
SS=SUM OF SQUARES /I - N+l. ,
 Y
T = ( —5 XI
2 ( f X )2
:T ^—L I = SEQUENTIAL RANK
N = NUMBER OF DEVICES
N = 20
DDATA = TT== °'2734
rSS
AT 90% CONFIDENCE, N= 20:
D*mN =0,2657 D*MAX = 0,2857
D
*MIN — DDATA — D*MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR, J.H, 1974 BIQSTATIST1CAL ANALYSIS.
PRENTICE - HALL, INC. N.J. PP83-84, 504..
(60)FIGURE 26.
ACCELERATED DC STRESS TESI DATA
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DC ACCELERATED TEST DATA FOR
HIGH TEMPERATURE (Tn= 345°C)
20 GHz SCHOTTKY-BARRIER IMPATT DIODES COMMUNICATIONS
DEVICE S/N
1229G
1116B
680G
668G
362D
366D
685G
1231G
514G
1188G
1106B
1180G
470G
1223G
1220G
1254M
1237G
1264M
1177G
TjCHRS.)
11.1
12.8
13,6
22.25
24,5
25.8
32.8
38.5
44,8
45.6
46.. 1
48.8
48,8
55.6
65.8
70.7
80,2
80,7
147.8
CUMULATIVE 2T-1
XI=LNTI % FAILURES =^N X100:
2,407
2,549
2.610
3,102
3.199
3.250
3.490
3.651
3.802
3.820
3.831
3.888
3.888
4.018
4.187
4.258
4.385
4.391
4.996
2,6
7.9
13,2
18,4
23,7
28,9
34,2
39,5
44,7
50
55.3
60,5
65.8
71.1
76.3
81.6
86,8
92,1
97,4
N=19
FIGURE 28. (62)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
HIGH TEMPERATURE (TH= 345°C)
20 GHZ SCHOTTKY-BARRIER IMP ATT DIODE i COMHUN.CAT.ONS
VALIDATION BY D'AGOSTINO'S TEST'
VVss
WHERE,
SS=SUM OF SQUARES _ /I - N+l
a x 2
I * SEQUENTIAL RANK
N =- NUMBER OF DEVICES
N = 19
0,2793
V N 3 S S
AT 90% CONFIDENCE, N= 19:
D"MIN = 0.2646 D*MAX = 0,2855
D
*MIN •— DDATA — D*MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID,
*ZAR, J.H, 1974 BIQSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC. N.J. PP83-84, 504.
FIGURE 29. ' . (63),
ACCELERATED DC STRESS TEST DATA
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DC ACCELERATED STRESS TEST DATA FOR
HIGH TEMPERATURE (TL=340°C)
20 GHz G R O W N - J U N C T I O N IMPATT DIODES | COMMUNICATIONS
DEVICE S/N
'19
35
36
8
31
37
17
33
1
32
18
7
3
16
24
17
32
18
4
22
T j ( H R S . )
0
0
0
0
0.5
1,0
2.5
12.8
12.9
16.05
20.3
35.2
47.75
48.6
48.85
49.0
110.2
110.65
201.75
202.0
X!=LNTJ
-» - QO
—> - 00
-> - C*3
H>-c?o
-.69315
0.0
.91629
2.54945
2.55723
2.77571
3.01062
3.56105
3.86598
3.88362
3.88875
3.89182
4.70230
4.70637
5.30703
5.30827
CUMULATIVE 2l-l
% F A I L U R E S " 2N xl00%
2.5
7.5
12.5
17.5
22.5
27.5
32.5
37.5
42.5
47.5
52.5
57.5
62.5
67.5
72.5
77.5
82.5
87.5
92.5
97.5
N = 20
FIGURE 31,
(65)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
HIGH TEMPERATURE (TH= 340°C)
20 GHz SCHOTTKY-BARRIER IMPATT DIODE COMMUNICATIONS
VALIDATION BY D'AGOSTINO'S TEST*
D=
>ss
WHERE,
SS=SUM OF SQUARES
,2
c|--i£i:
1
 N
;DATA •= 0,2653
T = /I - N+I
SEQUENTIAL RANK
NUMBER OF DEVICES
N = 20
AT 90% CONFIDENCE, N= 20:
D'MIN =0,2657 =°-2857
DDATA IS NOT BETWEEN D*MIN AND D*MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS NOT VALID,
NOTE: FOR THE PURPOSE OF THIS TEST, LIFETIMES OF
ZERO HOURS WERE ASSIGNED T=0.01 HOURS.
*ZAR, J.H. 1974 BIOSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC. N.J. PP83-84, 504.
FIGURE 32. * . (66)
ACCELERATED DC STRESS TEST DATA
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N = 13
DC ACCELERATED STRESS TEST DATA FOR
HIGH TEMPERATURE (TH- 340°C)
20 GHz GROWN-JUNCTION IMPATT DIODES I CO"MUNICATIONS
DEVICE- S/N
• 33
1
32
18
7
3
16
24
17
32
18
4
22
-TjCHRS.)
12,8
12.9
16,05
20.3
35,2
47,75
48,6
48,85
49.0
110,2
110,65
201,75
202,0
X^LNTj
2,54945.
2.55723
2.77571
3.01062
3.56105
3,86598
3.88362
3,88875
3.89182
4,70230
4,70637
5,30703
5.30827
CUMULATIVE 2l-l
% FAILURES ~ 2N Xl00%
3,8
11,5
19,2
26,9
34,6
42,3
50
57.7
65.4
73,1
80,8
88,5
96.2
FIGURE 34. (68)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
HIGH TEMPERATURE (TH= 340°C)
20 GHz GROWN-JUNCTION IMPATT DIODES
VALIDATION BY D'AGOSTINO'S TEST*
D=
WHERE,
SS=SUM OF SQUARES . /I - N+l >
 y
T = ( — o— xl
2 \ £.
<- ^C AT'
-
 J
 - I = SEQUENTIAL RANK
DDATA
N = NUMBER OF DEVICES
N = 13
V N3SS
AT 90% CONFIDENCE, N= 13:
D*mN =0.2598 D*MAX = 0,28^ 9
D
*MIN ~ DDATA ~ D*MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID,
*ZAR, J.H. 1974 RTOSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC, N.J. PP83-84, 504.
(69)
FIGURE 35.
4.0 ' Medium Temperature Accelerated Constant DC
Stress Test
4 .1 Test Conditions
* LNR Schottky Barrier Diodes
T.: 321°C
TBp: 100°C (constant)
• Varian Grown Junction Diodes
TT: 321°Cu
TnD: 125°C (constant)of
4 .2 Test Data Summary
The same rationale as described in section 6.3
applies.
4.3 Logarithmic Normal Validation
(see section 6.3 for rationale)
4 .4 Initial and Final DC and RF Data
(see section 6.3 for description)
(70)
4.5 Medium Temperature Test Results
SCHOTTKY BARRIER
Number of Devices(N) :
Standard Deviation (<r) :
Median Time To Failure
( TM ) :
D'Agostino Test
(Valid/Failed) :
Early Failure
20
2.95
30 Hrs.
Failed
W/O Early Failure
16
0.5
105 Hrs.
Valid
Number of Devices (N)
Standard Deviation (tr)
Median Time To Failure
D'Agostino Test
(Valid/Failed)
GROWN JUNCTION
Early Failure W/O Early Failure
20
0.9
210 Hrs.
Valid
18
0.8
248
Valid
Observations: The Schottky barrier, N=20 sample is not
lognormal due to infant mortalities. Therefore, on the
Arrhenius plot, the point plotted for schottky barrier
medium temperature N=20 is not valid and can not be
used to determine activation energy.
(71)
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(74)
DC ACCELERATED STRESS TEST DATA FOR
MID, TEMPERATURE (TM= 321°C)
20 GHz SCHOTTKY-BARRIER IMPATT DIODES COMMUNICATIONS
DEVICE S/N
1396B
1429B
1302B
1397B
1310G
1382B
1428B
1307B
1318G
1303B
1300B
1392B
1301B
1314G
1317G
1430B
1316G
1385B
1389B
1313G
TjCHRS.)
0
0
2,25
8.55
44.75
46.1
60.5
65.2
81,6
87.7
93,2
93.4
105,2
114,0
122,75
147,2
159,15
189.8
243,2
262.3
xr=LNTl
-*• - 00
-» - oo
,81093
'2,14593
3,80109
3,83081
4,10264
4.17746
4.40183
4.47392
4,53475
4,53689
4.65586
4.73620
4.81015
4.99180
5.06985
5.24597
5.49388
5.56949
CUMULATIVE 2i-l
% FAILURES" 2N X100%
2.5
7.5
12.5
17.5
22.5
27.5
32,5
37.5
42,5
- 47.5
52.5
57,5
62.5
67.5
72.5
77.5
82,5
87,5
92,5
97,5
N = 20
FIGURE 39 (75)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
MID. TEMPERATURE (TM= 321°C)
20 GHz SCHOTTKY-BARRIER IMPATT DIODE B COWWWCATIOIM
VALIDATION BY D'AGOSTINO'S TEST*
D-
vi?ss
WHERE,
SS=SUM OF SQUARES
2 (c Y )2£- v f A T /
N
;DATA := 0,2165Jss
T =
/I - N+l,
\ 2
SEQUENTIAL RANK
NUMBER OF DEVICES
N =20
AT 90% CONFIDENCE, N= 20:
D*MIN = 0,2657 D*MAX = °'2857
DDATA IS NOT BETWEEN D*MIN AND D*MAX ';'
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS NOT VALID,
NOTE: FOR THE PURPOSE OF THIS TEST, LIFETIMES OF
ZERO HOURS WERE ASSIGNED T= 0,01 HOURS, .
*ZAR, J.H. 1974 BIOSTATISTICAL ANALYSIS.
PRENTICE.- HALL,. INC. N.J. PP83-84, SOU.
FIGURE 40.
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ACCELERATED DC STRESS TEST DATA
COMMUNICATIONS
1
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FIGURE 41."
3 4 . 5 6
X = LN (TIME TO FAILURE HRS)
( 7 7 )
8
BC ACCELERATED-STRESS TEST DATA FOR
MID, TEMPERATURE (TM= 321°C)
20 GHZ SCHOTTKY-BARRIER IMPATT DIODE COMMUNICATIONS
DEVICE S/N
1310G
1382B
1428B
1307B
1318G
1303B
1300B
1392B
1301B
1314G •
1317G
1430B
1316G
1385B
1389B
1313G
TjCHRS.)
1*1.75
46.1
60.5
65.2
81.6
87.7
93.2
93.4
105.2
114.0
122.75
147.2
159.15
189.8
243.2
262.3
X^LNTj
3.80109
3.83081
4.10264
4.17746
4.40183
4.47392
4.53475
4.53689
4.65586
4.73620
4.81015
4.99180
5.06985
5.24597
5.49388
5.56949
CUMULATIVE 2l-l
% FAILURES "- 2N Xl00%
3.1
9.4
15.6-
21.9
28.1
34.4
40.6
46.9
53.1
59.4
65.6
71.9
78.1
84.4
90.6
96.9
N = 16
FIGURE 42,
(78)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
MID. TEMPERATURE (TM= 321°C)
20 GHZ SCHOTTKY-BARRIER IMP ATT DIODE B COMKUNICAT.ONS
VALIDATION BY D'AGOSTINO'S TEST*
D=
WHERE,
SS=SUM OF SQUARES
2 (c x )2
= £.Xj - l
T =
I =
N =
I - N+l
2
YX I
SEQUENTIAL RANK
NUMBER OF DEVICES
>SS
N = 16
AT 90% CONFIDENCE, N= 16:
= 0,2634 = 0,2855
D
*MIN — DDATA — D*MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR, J.H. 1974 BIQSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC, N.J. PP83-84, 504,
(79)
FIGURE 43.
ACCELERATED DC STRESS JEST DATA
COMMUNICATIONS
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3 4 5 6
X = LN (TIME TO FAILURE-HRS)
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8
DC ACCELERATED STRESS TEST DATA FOR
MID. TEMPERATURE (TM= 321°C)
20 GHz GROWN-JUNCTION IMPATT DIODES COMMUNICATIONS
DEVICE-S/N
i
25
18
.- 27
21
22
35
34
28
50
48
55
33
41
47
42
36
31
32
30
37
N = 20
FIGURE 45.
TjCHRS.)
46.15
46.65
72.7
94.55
94.7
103.05
106.5
158.95
161.7
167.55
275.45
334.0
369.0
384.4
389.9
488.7
533.3
623.7
695.9
596.9
Xj-LNTj
3.832
3.843
4.286
4.549
4.551
4.635
4.668
5.069
5.086
5.121
5.618
5.811
5.911
5.952
5.966
6.192
6.279
6.436
6.545
6.547
CUMULATIVE 2l-l
% FAILURES — 2iTxlOOX
2.5
7.5
12.5
17.5
22.5
27.5
32.5
37.5
42.5
47.5
52.5
57.5
62.5
67.5
72.5
77.5
82.5
87.5
92.5
97.5
(81)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
MID, TEMPERATURE (TM= 321°C)
-20 GHZ GROWN-JUNCTION IMPATT DIODES I COMMUNICATIONS
VALIDATION BY D'AGOSTINO'S TEST*
VVss
WHERE,
SS=SUM OF SQUARES /I - N+l
T=
 ( —
I = SEQUENTIAL RANK
T =
 V 9
,2 \ 2
N = NUMBER OF DEVICES
N = 20
DDATA --T=r== °-28^9
rss
AT 90% CONFIDENCE, N=20:
= 0,2657 D*MAX = 0,2857
D
*MIN •— DDATA — D*MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID,
*ZAR, J.H. 1974 BIQSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC, N.J. PP83-84, 504.
FIGURE 46-, - (82)
ACCELERATED DC STRESS TEST DATA
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FIGURE 47.
DC ACCELERATED STRESS TEST DATA FOR
MID. TEMPERATURE (TM=~321°G)
20 GHZ GROWN-JUNCTION IMPATT DIODES COMMUNICATIONS
DEVICE S/N
• 27
21
22
35
34
28
50
48
55
33
41
47
42
36
31
32
30
37
TjCHRS.)
72.7
94.55
94.7
103.05
106.5
158.95
161.7
167.55
275.45
334.0
369.0
384.4
389.9
488.7
533.3
623.7
695.9
696.9
X.-LKT,
4.286
4.549
4.551
4.635
4.668
5.069
5.086
5.121
5.618
5.811
5.911
5.952
5.966
6.192
6.279
6.436
6.545
6.547
CUMULATIVE 21-1
% FAILURES ~ 2N Xl00%
2.8
8.3
13.9
19.4
25.0
30.55
36.11
41.7
47.2
52.8
58.3
63.9
69.4
75.0
80.6
86.1
91.7
97.2
N = 18
FIGURE 48.
(84)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
MID, TEMPERATURE (TM= 321°C)
20 GHz GROWN-JUNCTION IMPATT DIODES B COMMUNICATIONS
VALIDATION BY D'AGOSTINO'S TEST*
vVss
WHERE,
SS=SUM OF SQUARES /I - N+l ,
 Y
T = ( —=— ) XI
2 (c x )2 \ 2
= £Xj - * I = SEQUENTIAL RANK
N = NUMBER OF DEVICES
N = 18
£TI '
DDATA
'SS
AT 90% CONFIDENCE, N= 18:
D
*MAX =°'2855
\* <C n ^ n*
MIN •— UDATA — D MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID,
*ZAR,-J.H, 1974 BIQSTATISTICAL ANALYSIS.
PRENTICE - HALL/ INC. N.J. PP83-84, 504.
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5.0 Low Temperature Accelerated Constant DC stress Test
5.1 Test Condition
• LNR Schottky Barrier Diodes
TT : 299°Co
TDr. : 100°C (constant)
DC
• Varian Grown Junction Diodes
TT : 304°Cj
TBp : 120°C
5.2 Test Data Summary
The same rationale as described in section 6.3
applies.
5.3 Logarithmic Normal Validation
(See section 6.3 for rationale)
5.4 Initial and Final DC and RF Data
In addition to the description given in section 6.3, it
must be noted here that Varian diodes numbers 3717/7 and
3717/40 were terminated from the testing with no apparent change
in any of the monitored parameters, not satisfying the imposed failure
criteria. Termination was based on meeting the requirement of
84 percent cumulative failure. Furthermore, the diode charact-
eristics remained very stable, giving no indication of failing
within a reasonable time period. However, subsequent thermal
resistance and oscillator measurements indicated device failure,
because the measured output power was insufficient. Thus, the dif-
ficulty associated with monitoring DC parameters without direct
correlation to either thermal resistance or RF data is evident.
Furthermore, the above observations also substantiate the effects
of the Au/Sn solder described in a subsequent section addressing
data analysis.
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5.5 LOW Temperature Test Results
SCHQTTKY BARRIER
Number of Devices (N):
Standard Deviation (<r) :
Median Time To Failure
D'Agostino Test
(Valid/Failed)
Early Failures
20
0.75
185 Hrs.
Valid
W/0 Early Failure
18
0.5
221 Hrs.
Valid
GROWN JUNCTION
Early Failures
Number of Devices(N) : 20
Standard Deviation(O" ): 1.1
Median Time To Failure
( T ) ' : 317 Hrs.
D'Agostino Test
(Valid/Failed) Failed
W/O Early Failures
18
0.65
424 Hrs.
Valid
OBSERVATIONS: The Grown-Junction, N=20 sample is not log-
normal, therefore, on the arrhenius plot, the point plotted
for grown-junction low temperature, N=20 is not valid and
cannot be used to determine activation energy.
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ACCELERATED DC STRESS TEST DATA
COMMUNICATIONS
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FIGURE 52. X =
3 4 5 6
LN (TIME TO FAILURE-HRS)
8
DC .ACCELERATED STRESS TEST DATA FOR
LOW TEMPERATURE (TL= 299°C)
20 GHZ SCHOTTKY-BARRIER IMPATT DIODES COMMUNICATIONS
DEVICE S/N
1562B
1565B
1597G
1553B
1563B
1591G
1582G
1500B
1555B
1579G
1588G
1580G
1559B
1586G
1589G
1499B
1497B
1552B
1549B
1581G
TjCHRS.)
29.05
45,65
84.2
84.3
95.6
165.5
170.5
191.4
191.4
191.6
218.8
273.0
285.0
287.35
287.4
336.6
356.05
373.2
435.65
435.7
CUMULATIVE 2i-l
XI=LNTI % FAILURES ~ 2N Xi00%
3.369
3.821
4.433
4.434
4.560 -
5.109
5.139
5.254
-5.254
5.255
5.388
5.609
5.652
5.661
5.661
5.819
5.875
5.922
6.077
6.077
2.5
7.5
12.5
17.5
22.5
27.5
32.5
37.5
42.5
47.5
52.5
57.5
62.5
67.5
72.5
77.5
82.5
87,5
92.5
97.5
N = 20 .
FIGURE 53
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LOGNORMAL MODEL FOR DC ACCELERATED.STRESS TEST DATA
LOW TEMPERATURE (TL= 299°C)
20 GHz SCHOTTKY-BARRIER IMPATT DIODE COMMUNICATIONS
VALIDATION BY D'AGOSTINO'S TEST*
D-
>ss
WHERE,
SS=SUM OF SQUARES
2 ( F X )2
'I ~" N
T =
I - N+l
2 'I
SEQUENTIAL RANK
NUMBER OF DEVICES
DDATA := 0,2690
>ss
N = 20
AT 90% CONFIDENCE, N= 20:
D
*MIN = °=2657 D*MAX =°'2857
D
*MIN — DDATA -^- D*MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR, J.H. 1974 BIQSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC. N.J. PP83-84,
FIGURE 54. . . .
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ACCELERATED DC STRESS TEST DATA
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(93)
DC ACCELERATED STRESS TEST DATA FOR
LOW TEMPERATURE (\= 299°C)
20 GHZ SCHOTTKY-BARRIER IMPATT DIODES COMMUNICATIONS-
DEVICE S/N
1597G
1553B
1563B
1591G
1582G
1500B
1555B
1579G
1588G
1580G
1559B
1586G
1589G
1499B
.1497B
1552B
1549G
1581G
N = 18
FIGURE 56.
TjCHRS.)
84,2
84.3
95.6
165,5
170,5
191,4
191,4
191,6
218,8
273,0
285,0
287.35
287.4
336,6
356.05
373.2
435.65
435,7
x,™,
4,433
4,434
4,560
5.109
5.139
5.254
5.254
5.255
5,388
5,609
5.652
5.661
5.661
5.819
5,875
5,992
6,077
6,077
CUMULATIVE 2i-l
% FAILURES ~ 2N Xl00%
2,8
8.3
13.9
19.4
25.0
30.6
36.1
41.7
47.2
52.8
58.3
63,9
69.4
75,0
80.6
86,1
91.7
97,2
( 9 4 )
LOGNORMAL MODEL FOR DC 'ACCELERATED STRESS TEST DATA
LOW TEMPERATURE (TL= 299°C)
20 GHz SCHOTTKY-BARRIER IMPATT DIODE
VALIDATION BY D'AGOSTINO'S TEST*
D-
>SS
WHERE,
SS=SUM OF SQUARES
o ( c v \2
N
'DATA :« 0,2775
'SS
T =
I - N+l
2 •I
SEQUENTIAL RANK
NUMBER OF DEVICES
N = 18
AT 90% CONFIDENCE, N= 18:
D*NIN = 0,2646 D*MAX = °'2855
D
*MIN ^  D DATA MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID,
*ZAR, J,H. 1971 BIQSTATTRTTCAL ANALYSIS.
PRENTICE - HALL, INC. N.J. PP83-84, 501.
FIGURE 57. (95)
ACCELERATED DC"STRESS TEST DATA
COMMUNICATIONS
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t
^
/
•
/
,
/
/
A-
4
|
i
/
t
<r
r
i
1
yy\
1
L
-
\
//:
,
9
FQ _L.O
-
*
•
'•J-
*
f*
(.J- =
<T 1
I
i
/
/
— —
= -20
•• 317 H
•• 1,1
i
:
;
/
1
i
RS.
1 2 3 4 5 6 7 8
X = LN (TIME TO. FAILURE-HRS) J
IGURE 58. 96)
0 
20
 
50
 
80
 
90
 
10
0 
1
CU
MU
LA
TIV
E 
FA
IL
UR
E 
(PE
RC
EN
T)
•—i
f-H
DC ACCELERATED STRESS TEST DATA FOR
°C)
20 GHz GROWN-JUNCTION IMPATT DIODES I CO"«UNICATIONS
DEVICE S/N
' 53
12
44
16
39
6
11
13
8
14
2
4
15
9
10
1
5
52
7
<*
N = 20
FIGURE 59.
T j C H R S . )
13.8
39.8
121.2
121.45
167.2
207.35
334.5
334.6
420.8
428.0
523.1
525.35
548.85
556.5
693.2
740.7
781.15
781.3
844.15
844.2
x,™,
2.625
3.684
4.797
4.800
5.119
5.334
5.813
5.813
6.042
6.059
6.260
6.264
6.308
6.322
6.541
6.608
6.661
6.661
6.738
5.738
CUMULATIVE 2l-l
% FAILURES ~ 2N Xl00%
2.5
7.5
12.5
17.5
22.5
27.5
32.5
37.5
42.5
47.5
52.5
57.5.
62.5
67.5
72.5
77.5
82.5
87.5
92.5
97.5
(97)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
LOW TEMPERATURE (TL= 304°C) -
20 GHz GROWN-JUNCTIOIOMPATT DIODES- COMMUNICATIONS
VALIDATION BY D'AGOSTINO'S TEST'
D=
>ss
WHERE,
SS=SUM OF SQUARES
v ^22
^l
(
N
DDATA := 0,2536
>SS
T =
/I - N+l.
( —
SEQUENTIAL RANK
NUMBER OF DEVICES
N = 20
AT 90% CONFIDENCE, N= 20:
="0,2657
= °'
2857
IS NOT BETWEEN D*MIN AND D*MAX,
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS NOT VALID,
*ZAR, J.H, 197^ 4 RTOSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC, N,J, PP83-81, 504.
FIGURE 60. n (98) . . ,
ACCELERATED DC STRESS TEST DATA
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DC ACCELERATED STRESS TEST DATA FOR
LOW TEMPERATURE (TL= 304°C)
20 GHZ GROWN-JUNCTION IMPATT DIODES COMMUNICATIONS
DEVICE- S/N
44
16
39
6
11
13
8
14
2
4
15
9
10
1
5
52
7
19
Tj(HRS.)
121.2
121.45
157.2
207.35
334.5
334.6
420.8
428.0
523.1
525.35
548.85
556.5
693.2
740.7
781.15
781.3
844.15
844.2
X,.NTl
4.797
4.800
5.119
5.334
5.813
5.813
6.042
6.059
6.260
6.264
6.308
6.322
6.541
6.608
6.661
6.661
6.738
6.738
CUMULATIVE 21-1
% FAILURES ~ 2N xl00%
2.8
8.3
13.9
19.4
25.0
30.55
36.11
41.7
47.2
52.8
58.3
63.9
69.4
75.0
80.6
86.1
91.7
97.2
N = 18
FIGURE 62,
(100)
LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA
LOW TEMPERATURE.(TL= 304°C)
20 GHz GROWN-JUNCTIOOMPATT DIODES: • COMMONICAT.ONS
VALIDATION BY D'AGOSTINO'S TEST*
D=
WHERE/
SS=SUM OF SQUARES
2
M
X )
DDATA := 0,2730
>SS
T =
I - N+l.
2 'I
SEQUENTIAL RANK
NUMBER OF DEVICES
N = 18
AT 90% CONFIDENCE, N=18:
=0,2646 D
*MAX = °'2855
. MIN - DDATA. MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID,
>ZAR, J.H. 197^ 4 BIQSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC. N.J, PP83-8^ »,
FIGURE' 63. (101)
V. DATA AND FAILURE ANALYSIS
1.0 Arrhenius Dependence
The small number of devices tested and the rather
insignificant number identified as early failures, required
the development of a different approach in determining the
early failure activation energy than the method used in
g
reporting life data when a large test population (N=357)
is available. The method developed for the identification of
a criteria to define early failure, resulting from a. small test
population, is described in Appendix 'A1.
Furthermore, a statistical analysis of the obtained life
test data was performed, providing refined operational lifetime
projections. The resulting data is presented in this section,
whereby the analysis is shown in Appendix's1.
The Arrhenius dependence expression,
£n TM = £n To + Ea/KT
was used to analyze the life-test data in Appendix's1. The
results of the linear regression and confidence interval
determination are summarized here and the refined Arrhenius
reaction rate plots are shown. The refined Arrhenius data
is somewhat different from the preliminary Arrhenius reported in
November, 1983, since the early failure definition was somewhat arbitrary.
The sequence of the data shown is as follows:
A. Summary Data of both types of Diodes
B. Schottky Barrier
• Diode Identification and failure times for the
three test temperatures.
• Combined Lifetimes vs. the inverse of the test
temperatures plot with early failures defined
according to 'Appendix A1, which are below the
range of the main population.
(102)
• Combined Diode Identification and failure
times with early failures removed.
• Combined Log-Normal Plot with early failures
removed.
• Final Arrhenius (Regression) Line Plot
The above sequence is repeated for the grown junction
diodes.
(103)
^^^^^_ C/)
• t
*^
•3-
•••
mf^ ^M
zg
0
-i
s
o
u
^-
o
O§
—3
z;
HH^ HHmHHI !j^
o
P*"
CD
CO
0£
n:
LH
> .3- coLU cn oo
rv co *
oo .— i
OO t-l •— 1
• hO r-H
r-l 1
CM
.
CO
o;
IE
o
CD
r^
cn
oo
oo
co
0
cr
o->0-1
•
o
v / |
b
VI
oo
0
LO
•
O
.
CO
LA
OO
%
cn
oo
CM
CO
LU
OH O
<C C.
s: u_ co
s: o —
:^  co
co >-
o
P
co
P
l—
CO
CQ
I—
O
co
LU
OO
cn
CM
00
CO
cnCM
CO
cn
CM
o
o
o
CO CM
o:
LU O
I— I—
LU
gr" (-""*)
<C LU
Q_ _l
O
LU Q_
O <C
—• ce:
> h-
LU X
Q LU
CD
LU
LU LU
O
Q.
X
LU
I
LU
LU
Q
LU
CO
LU
CO
rn
en
CM
en
^
CM
r-H
3^
O
II
-\x~
Q
0^
oa
rt*
LU
^g
O
A
s:
> r^>-'
0_
CM
3-
CO
•
O
,^
CM
.
1Q
v^-
LU
^f
c2
1
LU
CD
0
Q
LU
J—
<C
^~
•— •
CO
LU
O
cn
-3-
O
b co
VI ^
-3-
LO i— 1
CM -3-
CD
O
cn
o
cn LU
II 0
•^^  *~~*
Q LU
)^(^ f iCQ ni ^g
1— O
ex. co cn
LU LU ii
Q_ 1—
Q_ 2T f~-* —
3^ ID
\J\ LU 21
CM CD O
O 2= CQ
VI co ct:
Q LU
2= <C 3
^ O
O LL. _l
CQ O .
0. LU A
LU SI rH
O 1— Z
_l LU H->
V-rW LL- r--
Q_ _l Q_
0
(1041
DC ACCELERATED STRESS TEST DATA FOR
20 GHz SCHOTTKY-BARRIER
HIGH TEMPERATURE
(TH=345°C)
N = 20
DEVICE S/N
1238G
1229G
111GB
680G
668G
362D
366D
685G
1231G
514G
1188G
1106B
1180G
470G
1223G
1220G
1254M
1237G
1264M
1177G
TjCHRS,)
4,55
11,1
12,8
13,6
22,25
24,5
25,8
32,8
38,5
44,8
45,6
46,1
48,8
48,8
55,6
65,8
70,7
80,2
80,7
147,8
GAAs IMP ATT
MID, TEMPERATURE
(T^ =321°C)
N = 20
DEVICE S/N
1396B
1429B
1302B
1397B
1310G
1382B
1428B
1307B
1318G
1303B
1300B
1392B
1301B
1314G
1317G
1430B
1316G
1385B
1389B
1313G
TjCHRS,)
0
0
2,25
8,55
44,75
46,1
60,5
65,2
81,6
87,7
93,2
93,4
105,2
114,0
122,75
147,2
159,15
189,8
243,2
262,3
DIODES i COMMUNICATIONS
LOW TEMPERATURE
(TL=299°C)
N = 20
DEVICE S/N
1562B
1565B
1597G
1553B
1563B
1591G
1582G
1500B
1555B
1579G
1588G
1580G
1559B
1586G
1589G
1499B
1497B
1552B
1549B
15816
TjCHRS,)
29.05
45,65
84,2
84,3
95,6
165,5
170,5
191,4
191,4
191,6
218,8
273.0
285.0
287.35
287,4
336,6
356,05
373,2
435,65
435.7
FIGURE 65.
(1Q5)
IU.U5TRKVIOM OF INDIVIDUAL D£V\CE LIFETIME
ACCELERATED TE'ST TEMPEPATURE BEFORE DETERMIN^TDM
OF E&RUf FMLURE'b. .(NflTt: FMLURE TME^ LE^S THAW
I HOUR W3E. MOT COMMUNICATIONS
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DC ACCELERATED STRESS TEST DATA FOR
20 GHz SCHOTTKY-BARRIER. GAAs IMPATT DIODES
EARLY FAILURES REMOVED
HIGH TEMPERATURE
(TH= 345°C)
N=19
MID, TEMPERATURE
(TM= 321°C)
N=16
LOW TEMPERATURE
(TL= 299°C)
N=18
DEVICE S/N TjCHRS,) DEVICE S/N TjCHRS,) DEVICE S/N TjCHRS,)
1229G
1116B
680G
668G
362D
366D
685G
1231G
514G
1188G
1106B
1180G
470G
1223G
1220G
1254M
1237G
1264M
1177G
11,1
12,8
13,6
22,25
24,5
25,8
32,8
38,5
44,8
45,6
46,1
48,8
48,8
55,6
65,8
70,7
80,2
80,7
147,8
1310G
138 2B
1428B
1307B
13186
1303B
1300B
1392B
1301B
1314G
1317G
1430B
1316G
1385B
1389B
1313G
44,75
46,1
60,5
65,2
. 81,6
87,7
93,2
93,4
105,2
114,0
122,75
147.2
159.15
189,8
243,2
262.3 .
1597G
1553B
1563B
1591G
. 1582G
1500B
1555B
1579G
1588G
1580G
1559B
1586G
1589G
1499B
1497B
1552B
1549B
1581G
84,2
84,3
95,6
165.5
170.5
191,4
191,4
191,6
218,8
273.0
285.0
287,35
287,4
336.6
356,05
373.2
435,65
435,7
NT= 53
FIGURE 67. (107)
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COMBINED L6GN6RMALTUST
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DC ACCELERATED STRESS TEST DATA FOR
20 GHZ GROWN-JUNCTION GAAs IMPATT DIODES COMMUNICATIONS
HIGH TEMPERATURE
(TR= 340°C)
N = 20
DEVICE S/N
19
35
36
8
31
37
. 17
33
1
32
18
7
3
16
24
17
32
18
4
22
FIGURE
TjCHRS,)
0
0
0
0
0,5
1,0
2,5.
12,8
12,9
16,05
20,3
35,2
47,75
48,6
48,85
49,0
110,2
110,65
201,75
202,0
70.
MID, TEMPERATURE
(TM= 321°C)
N = 20
DEVICE S/N
25
18
27
21
22
35
34
28
50
48
55
33
41
47
42
36
31
32
30
37
TjCHRS,)
46,15
46,65
72,7
94,55
94,7
103,05
106,5
158,95
161,7
167,55
275,45
334,0
369,0
384.4
389,9
488,7
533,3
623,7
695,9 '
696,9
LOW TEMPERATURE
(TL=.304°C)
N = 20
DEVICE S/N
53
12
44
16
39 .
6
11 '
13
8
14
2
4
15
9
10
1
5
52
7
19
Tj(HRS)
13,8
39,8
121,2
121,45
167,2
207,35
334,5
334,6
420,8
428,0
523,1
525,35
548,85
556.5"
693,2
740,7
781,15
781,3
844.15
844,2
(110)
\LUV51RM\DM OF INDIVIDUAL DEV\C£ LIFETIME
V^. kCCELERATED TE<bT TEMPERATURE BEFORE
DETERMINATION OF EKRLY FMLURES.CMOIE; FMLURE TMES IE^THNN ^ V\R ARE COMMUNICATIONS
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DG ACCELERATED STRESS TEST DATA FOR
20 GHZ GROWN-JUNCTION GAAs IMPATT DIODES COMMUNICATIONS
EARLY FAILURES REMOVED
HIGH
CT
DEVICE
33
1
32
18
7
3
16
24
17
32
18
4
22
N
'*T
TEMPERATURE
H= 340°C)
N=13
S/N TjCHRS,) '
12,8
12,9
16,05
20,3
35,2
47,75
48,6
48,85
49,0
110,2
110,65
201,75
202,0
= 51
MID,
(T
DEVICE
25
18
27
21
22
35
34
28
50
48
55
33
41
47
42
36
31
32
30
37
TEMPERATURE
M= 321°C)
N=20
S/N TjCHRS,)
46,15
46,65
72,7
94,55
94,7
103 ,.05 -
106,5
158,95
161,7
167,55
275,45
334,0
369,0
384,4
389,9
488,7
533,3
623,7
695,9
696,9
LOW TEMPERATURE
(TL= 304C
N=18
DEVICE S/N
44
16
39
6 .
11
13 •
8
14
2
4
15
9
10
1
5
52
7
19
>C)
TjCHRS,)
121,2
121.45
167,2
207,35
334,5
334,6
420,8
428,0
523,1
525,35
548,85
556,5
693,2
740,7
781,15
781,3
844,15
844,2
FIGURE 72.
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2.0 Summary of Failures
A summary of failures is presented here, together
with an identification of failure mode for each of the IMPATT
diodes. A subsequent failure analysis will address each of the
failure modes with representative illustration of the ultimate
failure mechanism.
A. High Temperature Stress Test
Failure Mode
Short
Open
Criteria
B, C or D
Schottky Barrier
9
0
11
Grown Junction
11
1
8
Short
Open
Criteria
B,C or D
B. Medium Temperature Stress Test
6
0
14
5
2
14
C. Low Temperature Stress Test
Short
Open
Criteria
B,C or D
8
0
12
7
0
13
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3.0 Initial and Final Thermal Data
The post test thermal resistance could only be measured
on diodes with good I-V..characteristic, a limitation of
the method used as mentioned in a previous section
(II-5.0). The degradation of Schottky barrier diodes, as
anticipated, is more pronounced as compared to the grown junction
diodes, consequently, more post test thermal data is available.
Both types of diodes show substantial and variable
increases in thermal resistance, which resulted in either
very poor or no RF performance (data in section IV - 3.0,4.0
and 5.0). Furthermore, the measured increases in thermal
resistance, - and it appears safe to assume, that diodes not
measured experienced identical increases in thermal resistance -,
ultimately subjected the diodes to higher than scheduled junction
stress temperatures. Because of limited data and randomly
distributed increases in thermal resistance and junction stress
temperature, these effects were not considered in the
statistical analysis. The random change in thermal resistance,
not measurable during stress testing, did not correlate with
the random change in I. and V. monitored during testing.
(119)
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4.0 Failure Mechanism and Analysis
4.1 Thermal/Electrical Stress Effects on GaAs
Doping Profile
Reconstruction of both the L-H-L Schottky barrier
and H-L grown junction profiles before and following
accelerated stress testing revealed no significant profile
changes. Thus, it can be concluded that none of the
observed device failures are related to the insignificant
changes of the GaAs doping profiles.
(124)
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DOPING PROFILE RECONSTRUCTION
(USING C-V DATA)
COMMUNICATIONS
L-H-L PROFILE
SCHOTTKY BARRIER PRE TEST DOPING PROFILE SCHOTTKY BARRIER POST TEST DWIRS PROFILE
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4.2 Open Circuit Failures
Out of all the diodes stress tested only three diodes
failed due to an electrically open circuit. The three failed
diodes are grown junction diodes procured from Varian Associates.
After removal from the test fixture, the diodes were
electrically checked to confirm the open circuit failure (standard
procedure for all tested diodes). External examination did not
indicate any reasons for the failure. To examine the internal
cavity the devices were carefully delidded. Microscopic viewing
of the ribbon bonds to the IMPATT chip showed very shallow nearly
undetectable thermo compression imprints. Subsequent attempts to
move the contacting ribbon were successful. The ribbons of all
three diodes were not bonded to the chips, causing the open circuit
conditions.
Probing of the IMPATT chips indicated good I-V characteristics,
which indicates an operational IMPATT device.
Therefore, improved bonding procedures, in conjunction with
precap inspection and thermal cycling as per Mil-standards can
eliminate these types of failures.
The following documentation of the external and internal visual
inspection is representative of the type of examination all diodes
were subjected to after accelerated aging.
(127)
EXTERNAL VISUAL INSTPECTION OF FAILED IMPATT
DIODE COMMUNICATIONS
DIODE NO.: VSK9250AD Lot:3664 S/N 37
TEST TIME: One Hour
FAILURE MODE: Electrically Open
OBSERVATIONS
No discolorations on
package.
Visible diode identification.
• Top of package shows
impressions caused
during oscillator
measurement.
Complete solder flow
between cap and package.
Cap is slightly off center,
FIGURE 84.
INTERNAL VISUAL INSPECTION OF FAILED
IMPATT DIODE COMMUNICATIONS
DIODE NO.: VSK9250AD
TEST TIME: One Hour
FAILURE MODE: Electrically Open
Lot:3664 S/N 37
OBSERVATIONS
Partially delidded,
Au/Sn solder is shown
in cavity.
Fully delidded, top
ribbon of the cross
ribbon used shows
centered wedge shape
bond impression.
Flaky or curled up
metal visible^
introduce during
delidding.
FIGURE 85. (129)
INTERNAL VISUAL-INSPECTION OF FAILED
IMPATT DIODE
COMMUNICATIONS
DIODE NO.: VSK9250AD
TEST TIME: One Hour
FAILURE MODE: ilecti lv Open
Lot 3664 S/N 37
OBSERVATIONS
With ribbons easily
removed, no thermo-
compression foot print
is visible on Au/Ge
contact pad.
• Smooth barrier metal
outlines pre-etch chip
area.
• GaAs is evenly etched.
• Excessive, unattached and
wrinkled barrier metal
extending beyond the
heatsink.
Direct contact to contact
pad shows good I-V
characteristic.
Failure due to poor
ribbon to chip bond.
SCALE: Vertical 10>iA/Div.
ImA/Div.
5V/Div.
0.5V/Div,
FIGURE 86. (130]
4.3 Short Circuit Failures
All electrically shorted device failures, twenty three
Schottky barrier and twenty three grown junction diodes
(revised from previously reported short circuit failures,
November 1983), were physically examined externally and
internally following delidding. Prior to deliddingt the diodes
were confirmed as electrical shorts, which did not change
after the ribbons were removed and the chips checked directly.
Microscopic examination clearly grouped the two types of
diodes. Specifically, the Schottky barrier diodes did not
visually indicate any reason for shorting. Conversly,
every grown junction diode showed a discolored burn area, the
obvious location where the electrical short occurred. Further
study of the failures revealed and was confirmed via SEM-
analysis a singular failure mechanism of the Schottky barrier
diodes and two failure mechanisms relating to the grown junction
diodes.
It is apparent from the photos of the SEM-analysis, that
the Schottky barrier failures are either surface and/or semi
conductor material related, whereby the grown junction failures
clearly indicate flaws introduced by chip processing and/or
device fabrication.
A. SEN Analysis of Schottky Barrier Diodes
The SEM analysis of the Schottky barrier IMPATT diode
shown here, is representative of all the electrically shorted
Schottky barrier diodes.
Following the aforementioned external and internal inspections and
with no burn marks visible, it was decided not to cross section
the device. Instead, the analysis proceeded by chemically etching
the GaAs chip from the substrate side towards the active
(131)
region in discrete steps allowing the detection of any potential
causes of the short circuit failure relating either to the
substrate active region or metal to semiconductor interface.
The first observation of a cyrstal defect appeared after
etching for two minutes (photo a.). In addition, in the photo
the partial removal of the GaAs reveals the smooth barrier metal (Pt)
covered by the GaAs during stress testing. The destinct
orange peel effect seen outside this area is addressed in detail
in a later section. The wrinkled exposed barrier surface has
been observed on every diode.
Close up examination of the suspect crystal defect via
Scanning Electron Microscope (SEM) shows a highly reflective
center of the obviously damaged area. (Photo b.) The high re-
flectivity of the area can generally be identified with high conductivity.
Continuous etching revealed a strangely chaped mesa or
spike, roughly 3.75 microns high (Photo C.). The mesa height
penetrated the active and drift region, causing the electrical
short. The X-Ray spectrum analysis of the mesa identified only
barrier surface elements, eliminating electromicration of the
ohmic substrate contact.
Every shorted Schottky barrier diode indicated an identical
failure mechanism.
The most probable cause, among numerous possibilities for this
type of failure mechanism, is a surface or near surface
crystal defect or epitaxial growth imperfection resulting in
very high localized heating or 'hot spot1, thus, accelerating
electromigration of the barrier surface metal structure. Not to
be ruled out is the development of a hot spot due to compositional
reaction of the Au/Sn bonding material.
Review of the pre test DC data identified these diodes
with a somewhat unstable forward and reverse breakdown voltage
at high current levels ( - 50ma). Also, the leakage current
was consistently higher than diodes which did not short during
stress testing.
132)
Consequently, this type of failure can be eliminated by
limiting the range of acceptable device leakage current and
observing the voltage breakdown behavior during a brief electrical
stressing, which follows an effective high temperature reverse
bias burn-in.
(133)
SEM ANALYSIS OF IMPATT DIODE
COMMUNICATIONS
DIODE NO.:
TEST TIME:
1317G
122.75hrs.
STRESS TEST TEMPERATURE: 321°C
ASSEMBLY FABRICATION:
FAILURE MODE: Electrical Short
LNR Schottky-
Barrier Au/Sn
Solder Bonded
*J (400X) JV
a) Top view of an opened IMPATT diode with the ohmic contact
and ribbon removed shows suspect area of electrical
short following 120 seconds of chemical etching.
b) Close up view of suspect area clearly shows crystal
damage. Light area is indicative of conductive
material.
FIGURE 87. (134)
SEN ANALYSIS OF IMPATT DIODE
COMMUNICATIONS
DIODE NO.:
TEST TIME:
1317G
122.75hrs.
STRESS TEST TEMPERATURE: 321°C
ASSEMBLY FABRICATION:
FAILURE MODE: Electrical Short
LNR Schottky-
Barrier Au/Sn
Solder Bonded
c) SEM photographs give the indication that the obstruction
is possibly erupting up from the Pt. barrier metal.
Continuous etching of suspect area left an ~ 3.75 urn
high mesa. X-Ray spectrum analysis of the mesa confirms
electromicration of barrier metal structure.
FIGURE 88. (135)
X-RAY SPECTRUM ANALYSIS
COMMUNICATIONS
SPECTRUH LABEL
13176
SPECTRUH FILE NAME
BB LNR1
12B8
1888
880
688
488
288
8.8
PIG IT |
4.0 3.8 12. 16.
ENERGY (KEV)
Multiple peaks are indicative of the different
energy levels associated with the various elements
found in the mesa like structure.
FIGURE 89. (136)
B. SEM Analysis of Grown Junction Failures
Every shorted grown junction diode was identified with
one of the herein described failure mechanisms, which is related
to either chip processing or device assembly. Internal visual
inspection showed discoloration due to excessive heat on every
diode (Photo a.) examined.
The type of failure mechanism shown in Photo C. clearly
demonstrates some form of eruption of the barrier metal (Pt.)
bridging the active area, causing the diode to short. Excessive
and instantaneous heat melted the GaAs and ohmic metallization.
It is conceivable, that entrapped gas and/or fluid during the
electroplating of the heatsink was superheated, resulting in the
blister formation.
Refinement of the plating process would be a first step
towards eliminating this failure mechanism.
(137)
SEM ANALYSIS OF IMPATT DIODE
COMMUNICATIONS
DIODE NO.:
TEST TIME:
S/N 50
102.9hrs.
STRESS TEST TEMPERATURE; 321 C
ASSEMBLY FABRICATION:
FAILURE MODE: Electrical Short
Varian Grown-
Junction Au/Sn
Solder Bonded
Chip T.C. Bonded
Ribbon
a) (200X) b)
a) Shown is the hexagon heatsink with the GaAs chip centrally
located. Just below the GaAs chip the discolored suspect
burn area is visible.
b) Extensive damage on the substrate surface near the ohmic
contact in the upper left corner is apparently due to
electric arcing.
FIGURE 90. (138)
SEM ANALYSIS OF IMPATT DIODE
COMMUNICATIONS
DIODE NO.:
TEST TIME:
S/N 50 STRESS TEST TEMPERATURE:
102.9hrs. ASSEMBLY FABRICATION:
FAILURE MODE: Electrical Short
321°C
Varian Grown
Junction Au/Sn
Solder Bonded
Chip T.C. Bonded
Ribbon
c) d)
C) High magnification of the damaged area shows a mesa or
blister formation of the Pt» metal bridging the active layer
(dark region) causing the electrical short.
d) Close up view shows actual rupture of the platinum.
FIGURE 91. (139)
The second type of failure mechanism identified
with the shorted grown junction diodes is mechanical damage
to the GaAs apparently introduced while soldering the IMPATT
chip into the diode package or during thermo compression
bonding the ribbons to the substrate side of the chip.
From photo a. it appears as if the IMPATT chip is cracked,
however, further investigation and chemically etching
the chip as described previously did not reveal any
evidence of cracking through the center of the chip connecting
the two damaged areas. However, it was established that
the direction of the contact ribbon was in line with these damaged
areas. The X-Ray photo of the internal cavity of the above
diode does not indicate any abnormality of the ribbon shape
or position.
(140)
SEN ANALYSIS OF IMPATT DIODE
COMMUNICATIONS
DIODE NO. :
TEST TIME:
S/N 27
80.85hrs.
STRESS TEST TEMPERATURE:
ASSEMBLY FABRICATION :
321°C
Varian Grown-
FAILURE MODE: Electrical Short Junction Au/SnSolder Bonded
Chip T.C.
Bonded Ribbon
a) Top view of the IMPATT diode shows the GaAs chip on top
of the Pt and subsequent metal structure. Centered on the
rounded GaAs chip is the Au/Ge ohmic contact to which the ribbon
was bonded. Damaged areas on the outer edges of the GaAs
are suspected to be device assembly related. Electromigration
of the contact metal along the damaged area ultimately
caused the device to electrically fail. Detached particles
were introduced during the failure analysis.
FIGURE 92. (141)
SEN ANALYSIS OF IMPATT DIODE
COMMUNICATIONS
DIODE NO.: S/N 27
TEST TIME: 80.85 hrs .
STRESS TEST TEMPERATURE
ASSEMBLY FABRICATION
FAILURE MODE: Electrical Short
321°C
Varian Grown-
Junction Au/Sn
Solder Bonded
Chip T.C.
Bonded Ribbon
b) c)
b) High magnification of the cracked area allows a partial view
of the smooth active layer. Also very visible is the Pt.
contact metal in the upper left side of the photo.
c) High magnification of the second damaged area exhibits
electromigration from the ohmic contact, through the GaAs
substrate to the Pt. metal contact. Note the extensive
damage to the GaAs as the result of localized heating.
FIGURE 93. (142)
4.4 Failure due to Degradation
Both types of diodes (summary of failures) exhibited the
greatest percentage of failures as the result of degradation.
The degradation appears to be quite random, whereby the monitored
parameters did not establish a clear trend and did not reoccur
as identical changes during the various stress test conditions.
However, those diodes which retained good I-V characteristics
to enable post stress test thermal resistance measurements
clearly showed, a substantial increase in thermal
resistance on nearly all diodes. Thus, the dominant changes in
thermal resistnace caused substantial increases in junction
temperature during stress testing (junction temperature vs time)
and conceivably activated premature failure modes, obscuring
lesser potential failure modes and parametric trends.
Expermiental results established the Au/Sn solder bond (interface)
thermally and electrically unstable. The exact physics of this
thermal instability is not known at this time and requires
further investigation. Experimental diodes on the other hand,
with the chip to package solder bond replaced by a thermo
compression bond, demonstrated substantial improvements in the
thermal stability, trends and lifetimes (nearly twice that of Au/
Sn bonded diodes).
In most cases, degradation of IMPATT diodes will ultimately
result in electrical shorts. The slow changes observed during
stress testing with this type of failure mode could be attributed
to many different mechanisms. However, in general these
mechanism are usually identified with reactions or diffusions
between both the barrier and ohmic metals and the GaAs. Moreover,
the process is well understood and new techniques developed to
optimize the metallization of GaAs IMPATT material have demonstrated
superior thermal and electrical stability. Experiments, carried
(143)
out at LNR have confirmed the outstanding results reported.
The failure analysis of degradation failures substantiated
experimental findings and observations during the reliablity
assessment study. Two major observations, changes on the surface
of the barrier metal and substantial thermal resistance increase
have been related to compositional changes of the AuaoZSn2n
solder bonds used for the assembly of the IMPATT diodes.
A. Experimental Results
Specific experiments addressing degradation as a function
Of:
• thermal
• electrical
• thermal electrical
effects on IMPATT chips and diodes fabricated in one case
with the eutectic Au/Sn solder and the other case with TC-bonding,
established, without any doubt, the superior thermal
and electrical stability of TC bonded devices. In all experi-
mental cases grown junction diodes were used (fabricated at LNR.1* .
High temperature storage of IMPATT diodes at temperatures
ranging from 150°C to 270°C demonstrated initial degradation
of RF-power output and thermal resistance at package temperatures
as low as 180 C. This information was used in limiting the
maximum base plate temperature during stress testing to 150°C.
Furthermore, minute changes in the surface topology of exposed
Schottky barrier metallization not covered by the GaAs were
observed at 200°C.
Subjecting the experimental 20 GHz GaAs IMPATT diodes to
RF pulse stressing, the results again clearly established the
TC bonded devices as superior devices.
:i44)
BOND PULSE WIDTH
Au/Sn 4 microseconds max.
TC >10 microseconds max.
The magnitude of the input current and voltages were
identical.
Finally the results of brief RF stressing (C.W.)
shown here, again verify the thermal and electrical stability
of the TC bonded diodes.
By keeping the junction temperature the same, three different
baseplate (storage) temperatures were selected to generate
three destinct stress conditions. Three groups
of devices were subjected to the following stress variations:
• high thermal - low electrical
• low thermal - high electrical
• ^medium thermal - /^medium electrical
The Au/Sn bonded IMPATTs were subjected to the high - low stress
conditions, whereby the TC-bonded devices were stressed at the
medium levels. The grouping of the stress conditions
was utilized to define the corresponding effects on the per-
formance of the diodes, specifically the thermal resistance.
The tabulated results shown here, clearly demonstrate the
substantial degradation in RF power output and thermal resistance
identified with the high thermal stress device group. Degradation is still
evident with the high electrical stress diode group, however the
degradation is greatly reduced.
Conversely, the TC bonded devices not only remained
unchanged and stable, but the initial, pre stress thermal
resistance is also about 15 percent lower.
Thus, the thermocompression bonded IMPATT diode has
proven to be much superior to the gold-tin soldered device.
(145)
The above experimental results were essential to the
failure analysis of degraded GaAs IMPATT diodes and supported
the findings that, indeed, the Au/Sn eutectic solder is an
unstable compound, not suitable for high temperature junction
devices, and degrades device performance at relative low
• storage temperatures.
The following SEM-Analysis offers further evidence of
undesirable effects arising from the continuous reaction of
the gold-tin as a function of temperature.
(146)
AVERAGE RF STRESS TEST DATA SUMMARY
COMMUNICATIONS
• HIGH THERMAL - LOW ELECTRICAL STRESS
P1N(H) TlfE(HIN)
INITWL
mrn
12
13
*
«5
INITIAL
TEST O.
n
a
m
K
5.17
2.62
2.93
2.34
1.56
• LOW
10.29
9.7
9.94
10.12
9.29
135
250
275
245
265
225
310.5
349
312
' 311
THERMAL -
30
80
96
60
80
• MEDIUM
INITIAL
TEsrn
12
«
M
«5
8.0
7.2
6.72
7.20
7.18
105
160
215
162
163
254.8
316.3
348
312.4
309.5
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310.3
310.9
1
1
20
15
5
H I G H
i
i-
20~
15
5
AND
i
i
20
15
5
1.29
1.29
1.25
0.95
0.76
14.2
13.9
13.8
12.3
10.7
19.75
19.8
19.74
19.62"
19.94
23.2
24.8
25.4
28.6
29.4
29.8
AV*
AU/SN
AU/SN
Au/SN
AU/SN
AU/SM
ELECTRICAL STRESS
1.63
1.46
1.27
1.29
1.21
-
14.4
13.1
IIJ
12.0
U.7~
-
20.02
19.96
19.96 -
19.78
13.88
. -
24.9.
24.8
26.1
25.7
27.9
25.9
AU/SN
Au/SN
Aivat
AU/SI
AU/SN
AU/SN
' All/91
ELECTRICAL STRESS
1.44
1.26
1.59
1.33
1.46
14.7
12.9
16.1
13.8
14.8
19.73
19.61
13.84
19.84
19.78
20.5
20.9
20.1
20.6
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20.5
TC
TC
TC
TC
TC
TC
FIGURE 94. (147)
B. SEM Analysis of Degradation Failures
The following series of SEM photos dramatically illustrate the
profound change of the barrier surface morphology of the
gold/tin bonded IMPATT diodes. The degree of surface distortion is
a function of stress time and temperature. It was also
determined later, that the Varian Associates diodes utilize
heatsink metal other than gold and employ nickel as a diffussion
barrier, which reduced the Au/Sn thermal effect.at the barrier
surface, but did not eliminate it.
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SEN ANALYSIS OF THERMAL EFFECTS
DIODE NO.:
TEST TIME:
1237G
72.8hrs,
STRESS TEST TEMPERATURE:
ASSEMBLY FABRICATION :
345°C
LNR Schottky-
Barrier Au/Sn
Solder Bonded
X200
Au/Sn solder bonded diodes show severe wrinkle effect on the
Pt barrier metal, (this is characteristic of Au/Sn
solder bonded diodes). Thermal Effect was noted after only
73 hours af accelerated aging * (Fracture of the GaAs
chip resulted when the contact ribbon was removed.)
FIGURE 95 (149
Discrete chemcial etching of the GaAs IMPATT chip exposes
the smooth barrier metal (Pt-1 surface. In contrast, the
barrier metal not covered by the GaAs during the high temperature
stressing appears raised and greatly distorted. Thus, the
effects of the thermally activated Au/Sn compound reaction
are visible, even though, the barrier surface is separated
by the remaining barrier metal structure and close to 50
microns of gold plated heatsink.
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•SEM ANALYSIS OF THERMAL EFFECTS
COMMUNICATIONS
DIODE NO.:
TEST TIME:
1317G
122.75 hrs.
STRESS TEST TEMPERATURE: 321°C
ASSEMBLY FABRICATION: LNR Schottky-
Barrier Au/Sn
Solder Bonded
GaAs
Original GaAs
chip area
Region not covered
by the GaAs
Thermal effects on the barrier metal show up as a raised
surface with roughened texture outside the area covered
by the IMPATT chip. The GaAs was removed as part of the
failure analysis.
FIGURE 96 (151)
As previously mentioned, the surface distortion is
less severe on the Varian Associates grown junction diodes, however,
the effects are still clearly visible. Note the terrace
effect due to the undercutting of the active region during
etching. Damaged area resulting from the electrical short
is also visible, lifting of barrier metal in the rear area
defined as the under cut active area.
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SEN ANALYSIS OF THERMAL EFFECTS
DIODE NO: S/N 27 STRESS TEST TEMPERATURE: 321°C
TEST TIME: 80.85 hrs. ASSEMBLY FABRICATION: Varian Grown-
Junction Au/Sn
Solder Bonded
Chip T.C.
Bonded Ribbon
Thermal Effects on contact metal near the active region
not covered by the GaAs chip is shown as a raised surface
with a change in texture following removal of GaAs via
chemical etching.
FIGURE 97 (153)
In contrast, no surface texture changed are noted on this
experimental LNR grown junction 20 GHz IMPATT diode, different
only in that the device was thermo-compression rather than
solder bonded. No structural metallization modifications
were implemented. The diode accumulated 1060 hours of stressing
at a junction temperature of 304°C. Prior to failure analysis
which was performed for the sole purpose of investigating
the barrier surface condition, the diode was characterized
and found to be fully operational. However, accidental
detuning during oscillator measurements shorted the diode.
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SEN ANALYSIS OF THERMAL EFFECTS
COMMUNICATIONS
DIODE NO;:
TEST TIME:
1632B
1060.75hrs.
STRESS TEST TEMPERATURE:
ASSEMBLY FABRICATION :
304°C
LNR Grown
Junction T.C.
Bonded
damaged ribbon
bond area following
ribbon removal
Ohmic contact
Substrate
Active Layer
Pt. Metallization
T.C..bonded diode shows no evidence of any thermal effects
on the Pt. metallization following accelerated aging for
1060 hours.
Figuro 98. (155)
VI. CONCLUSIONS AND RECOMMENDATIONS
The completion of the Phase I reliability assessment on
20 GHz single drift GaAs IMPATT diodes has resulted in
projecting the operational, lifetime of Schottky barrier and
grown junction IMPATT devices, defining four major failure
mechanisms, recommending device modifications, addressing
process and assembly improvements supported by experimental
observations and failure analysis, and identifying future
reliability efforts including device screening procedures.
LNR has demonstrated, that the 20GHz GaAs IMPATT diode is a
viable EHF RF power source, which based on the recommendations
made herein, will exceed ultimate device reliability requirements,
consistent with a ten year spaceborne solid-state power amplifier
mission.
1. Conclusions
The conclusions arising from the completed reliability
assessment phase of unscreened 20 GHz GaAs IMPATTs are presented
in summary.
» Measured and extrapolated medium lifetimes of GaAs
IMPATT diodes far exceed previously predicted lifetimes,
4
Schottky Barrier: >3xlO hours
Grown Junction : >2.1x10 hours
• The failure mechanisms identified in this report
can be eliminated by refining process and assembly
procedures.
• A limited number of new and improved experimental
IMPATT diodes fabricated as recommended clearly
demonstrated significant increase in:
thermal stability
electrical stability
lifetimes
performance (Pulsed operation >10-usec.)
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Confirmation of observed improvements via a second
phase reliability program is fundamental in establishing
a high level of confidence in the integrity and
reliability of EHF - GaAs IMPATT diodes (single and
double drift) .
The recommendations directed towards device improve-
ment do not require a technological break ' t
through, but are readily available for implementation.
Severe degradation of the current-voltage (I-V)
characteristics has been experimentally identified with
surface-states resulting from incorrect etching and
rinse procedure. Schottky barrier (LHL) diode degradation
is compounded by:
•• carrier concentration at barrier surface
•• critical distance of surfact to doping spike
Incorrect sealing results in entrapment of potential
contaminants causing substantial degradation.
In general, grown junction diodes exhibit superior I-V
characteristics.
Schottky barrier diodes with excellent pre high temp-
erature storage I-V characteristics remained nearly
as stable as the grown junction diodes.
Conversely, diodes with relative poor I-V characteristics
at the 10 ua level degraded with temperature at an
accelerated rate.
Additional changes associated with the IMPATT metallization
structures and/or GaAs during the stress testing are
not ruled out, as they may have been obscured by the
effects of the Au/Sn degradation. However, judging by
the experimental data, such changes, if any, appear
minimal.
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• Observed failure, modes and failure mechanisms
were general in nature and could not be identified
with a specific wafer and/or device lot.
• Accelerated RF stress testing of the herein
described IMPATT diodes was not possible because
of the severe degradation of RF performance. Loss
of oscillation during high temperature measurements,
suggest that high temperature RF stressing would
ultimately result in a form of DC stressing.
• Device performance degradation at high baseplate
temperatures has been linked to the Au/Sn eutectic
solder used for device assembly.
(158)
2.0 Recommendations
2.1 Preferred IMPATT Diode Design
With the average achievable RF performance being equal,
it was easy to recommend the H-L profiled grown junction IMPATT
device for further reliability assessments and ultimate space-
borne SSAP application. Achieving the required ideal relation
between perfect current voltage characterists and reliable
RF device performance is nearly impossible with the L-H-L
profiled Schottky barrier IMPATTs on a high yield, cost effective
basis.
2.2 Processing and Fabrication Modifications
The recommended changes of state-of-the art metallization
structures, were developed and reported after the reliability
assessment program was in progress. Experiments, with the
recommended modifications in place, conducted at LNR confirmed
improvements reported by Raytheon.
Large area thermocompression bonding developed at LNR
was used for experimental devices and found to be superior
to Au/Sn bonded diodes. Thus, elimination of Au/Sn in favor
of thermo compression bonding in addition to the illustrated
modifications in the GaAs metallization is strongly recommended.
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RECOMMENDED IMPATT DIODE PROCESSING AND FABRICATION
IMPROVEMENTS I COMMUNICATIONS
CURRENT IMPATT CHIP CROSS SECTION
b,»,,»,,Z -^
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RECOMMENDED
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•Pt
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—Ti
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2.3 Screening Procedure for IMPATT Diodes
Resulting from the accelerated stress test program
and the determination of criteria to define early failures
described in Appendix 'A' , a preliminary screening procedure/
as shown in the flow chart/has been developed and is
recommended for implementation of a potential follow on
reliability program.
The high temperature reverse bias burn in is perhaps
the most important screening step in that its purpose is
the elimination of "Infant Mortalities", early failures.
For the statistical analysis criteria III of Appendix 'A'
was used, however, with the elimination of the Au/Sn it is
recommended to implement criteria II which is a slightly lower
burn-in level.
IMPATT Diode Stress Temperature: 270°C
Burn in Time : 168 Hours
An operational DC burn in is preferred, with test conditions being
identical to those of the accelerated stress test.
Specifically, the junction stress temperature is achieved
via a combination of high temperature storage and applied
reverse bias.
It is conceivable that the burn in schedule, which
indicates a high stress level, may have to be revised following
initial screening and accelerated stress testing of one
device sample lot.
(161)
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2.4 Extended Reliability Assessment
The completion of the herein reported 20 GHz IMPATT
reliability assessment must .be viewed as an initial assessment,
with the reported results forming the basis for an extended
reliability program, consistent with the reliability objectives
enumerated in this final report.
An extended reliability program would consist of the
major tasks and tests illustrated in the flow chart. The
essential stress test configuration would again comprise
high, medium and low temperature stress levels, adding the
validation of the proposed screening procedure via a
high temperature accelerated DC stress test, ultimately
determining the actual brun in conditions to be used.
The advantages of an added temperature optimized stress
test in conjunction with 20 GHz oscillator measurements are:
• provide fourth data point on Arrhenius reaction
rate plot;
• perform 20 GHz oscillator measurements at pre-
determined intervals by interrupting the DC stress
test;
• correlate DC stress test data to actual RF performance
data;
• comparison between interrupted and continuous stress
testing;
• enhance confidence level.
The result of the initial accelerated stress tests are
used to optimize the stress temperature.
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The dominating degradation effect of the Au/Sn solder
indicates the need to further investigate high temperature
effects on 20 GHz oscillator measurements, providing the
potential design criteria or an accelerated RF stress test
configuration.
Finally, the inclusion of a fifth accelerated stress
4
test with an assumed operational lifetime of 10 hours,
would permit a relative low stress temperature, thus
providing maximum confidence in the reliability data. Obtaining
the activation energy from the aforementioned stress tests
will permit extrapolation of the tw after the first one
or two failures occuring with 1x10 and 2x10 hours. A major
advantage of the recommended low temperature stress level
would be the potential verification of the activation energy
obtained at high temperature stress levels with stress data
reflecting results most generically identified with operational
20 GHz GaAs IMPATT diodes.
(164)
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DETERMINATION OF CRITERIA TO DEFINE EARLY FAILURE
The following is a summary of the rationale used to
define early failures and to derive a burn-in screening
procedure for the estimation of early failures from the
main device population.
From each of the accelerated stress tests carried
out, an insufficient number of infant mortalities were
obtained or could be identified as such. Based on the
assumption that early failures may be due to different
failure modes or mechanisms, the realization of
an early failure activation energy is further
complicated and seems nearly impossible. In order
to extrapolate an effective screening criteria from the
limited stress test data, "cut off" points (denoted tc)
between early failures and main sample failures must be
clearly defined. Since precise cut off points are not
obvious from the stress test data, three possible approaches
are investigated.
The infant cut off time can be defined as:
I. Approximately equal to the first main sample
failure time (t = ti).
CM>
II. Equal to exp (X - 3d"), derived from the log normal
data at each stress test level. The quantity
(X - 3 J") is in accordance with the concept
of a normal distribution. (t = t ,- ^^x)
V c exp ( X ~ 3 O )J
X = sample mean In(failure time)
(T= approximate standard deviation
III. Derived from the inflection point (between infant
and main sample failures) on each whole-sample
cumulative frequency plot (tc =
A-2
The rationale addressing the above approaches is
summarized as follows;
I. Given that the original whole population was
not sufficiently large, the first main sample
failure time may not be a good estimate of the
first main population failure time.
Therefore, this type of definition could
potentially lead to a burn-in screen which
may result in the removal of non-infant morta-
lities along with the true early failures.
Furthermore, a substantial part of the operating
lifetime would be consumed by this method of
burn-in.
Int Lognormal distribution
The shaded area depicts infant mortalities plus
an unknown percentage of main population failures.
A-3
II. This method depends on first plotting each whole-
sample cumulative frequency plot. Infant mortal-
ities are determined as points which fall before
the line and are then eliminated from the data
set. Next, a second plot is made using the main-
sample data only. Once lognormality is verified,
X and O" are determined. Finally, a cutoff time is
calculated as t = exp (X - 3 cr) . However, this
method depends on first eliminating infant mortalities
which are not yet clearly defined,and therefore could
lead to ambiguities.
X
cr
The shaded area depicts infant mortalities
plus 0.135% of the main-population failures
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III. The inflection point of each whole-sample cumulative
frequency plot is defined as the exact cutoff between
infant failures and main-sample failures. This method
is the most realistic in terms of estimating the true
population cutoff point. The problem with this method
is that it may not be as straight forward as it seems.
Inflection points may not be clearly defined on the
plots, as is the case with the Schottky barrier stress
test data. However, by looking at a typical sample plot,
it can be seen that the inflection point lies about half
way between the points obtained by applying methods
I and II as illustrated.
Example of Cumulative Frequency Plots
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Main-sample data (i.e. infant
mortalities removed) illustra-
ting the location of Int. ^..
with respect to the other
methods cited.
Graphical Representation: (Schottky Barrier IMPATTs)
A. depicts individual life times vs.
(inverse) test temperature.
Infant mortalities are shown as CD
B. illustrates the Arrhenius dependence
of the data. Notice the .median lifetimes ( -v )1
 M
for main-sample data only.
C. shows the results of each criteria.
Extrapolation of screening criteria
yields lines parallel to the Arrhenius
line. (Note: "cutoff" implies that this
is when infant failures cease and main-
population failures begin).
In summary, from the three methods described
inflection point approach appears best suited in defining
early failures of a limited device population and establishing
an effective procedure for the device screening burn in.
The following observations are illustrated in
I. Definition appears to be too arbritrary and too
severe. The extrapolated line cuts through the
main sample.
II. Extrapolation appears lenient in view of the
presented stress test data, since not all the
early failures are eliminated. However, due to
the impact the Au/Sn solder had on
Criteria II was applied towards the recommended
reverse bias burn in screening.
III. Drawing a line half way between I and II eliminated
all apparent early failures, without affecting the
main-population. This method was used for the
statistical analysis presented in Appendix B.
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Definitions:
t = the cutoff time between infant mortalities and
main-population failures at any given temperature.
t, £g the first main-sample failure time at any given
test temperature.
fc(x-3cr) = exp **~3 cr) = cutoff time at three standard
deviations below the logarithmic median lifetime at
a given test temperature.
t. _ = the time derived from the inflection point on each
whole-sample plot, t^ f! = exP (
Where,
x. = in (time to failure, hrs) for each main-sample failure;
71 = the number of main-sample failures observed at the
given test temperature.
<T= standard deviation, (log base e)
Note: The estimates of a- obtained from lognormal cumulative
frequency plots are used throughout.
X = - sample mean =
Main- Sample = acutal test data excluding infant mortalities
(i.e. the lognormal portion of the data).
Main Population = all devices in the lognormal distribution. This includes
the small sample of devices tested, as well as all
other untested devices manufactured under the same
conditions. However, it does not include infant mortalities.
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STATISTICAL ANALYSIS OF LIFE TEST DATA
INTRODUCTION
Accelerated DC Stress Testing was used to obtain
information on the lifetime distributions of 20 GHz
IMPATTs . Both Grown-Junction and Schottky Barrier
devices were tested, twenty of each type at each of
three elevated test temperatures. To examine the mathe-
matical relationship between device lifetime and junction
temperature; the Arrhenius Model was applied. The
.application of statistical principles yielded extra-
polated device parameters at the specified normal
operating temperature of 200 C. This appendix includes
a brief introduction to these statistical concepts, as
well as calculated and graphical representations of
the analysis results.
OBJECTIVE:
To predict specific parameters corresponding to
an actual operating temperature from the lifetime data
taken at elevated device-junction temperatures.
t
The following parameters will be determined:
• .device median lifetime ( 'YM, which corresponds to the time
at which 50% of the device will have failed) and its associated
confidence interfal, as explained in a later section;
• the lifetime of a single, untested device at
the requested level of confidence or degree of
accuracy)
2
• the logarithmic variance ( O" ) and its associated
confidence interval;
activation energy (Ea) of the main failure
mode .
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Fundamental Assumptions of the Analysis
The mathematical rationale used to analyze life-
test data is based on 'the following conditions,- Figure 1.
(1) The lifetime at a constant temperature and
applied electrical stress is expressed by a single
lognormal probability density function (pdf ) ,
where "lognormal" means that the logarithms
of device lifetimes are normally distributed.
(2) The failure mode is characterized by a single
activation energy.
(3) The logarithmic variance is independent of
temperature .
(4) The median lifetime follows an Arrhenius dependence
expressed as:
-^M. = *0 exp (Ea/kBT) (1)
or, 'in Tjj = ln-Co + Ea/kBT (2)
These reaction-rate parameters are now simplified and con-
verted to standard statistical regression parameters as follows:
Y = OC+^X (exact population parameters) (3)
Y = a + bX (estimates of population para-
meters obtained from sample (4)
data)
Where :
X = reciprocal junction temperature (1/°K)
Y = ln?f = In (Median lifetime, hrs . )
M
a ts v>c. = In-r = In (pre- exponential constant) =
intercept of the regression line,
E ' •
b •» fi = ~— = slope of the regression line.
KB
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(1-4)Analysis Approach;
SIMPLE LINEAR REGRESSION
"Simple Linear Regression" refers to a linear functional
dependence between two variables. One variable, in this
case temperature, is independent, while the other, in
this case lifetime, is dependent. This is a commonly
employed statistical procedure. The resulting simple
linear regression equation is written as:
Y = Od+/6 X, (3)
Where:
X = the independent variable
Y = the dependent variable
oc= the Y-intercept
A = the regression slope
(Figure 2)
If the actual data does not show a linear relationship, a
transformation of the parameters often may be employed. Such that
for the transformed parameters a linear dependence
is obtained. in the case of life test data, a log-
arithmic transformation of the lifetime and a
reciprocal transformation of the temperature "are
used.
The main obj.ec.tive of simple linear regression is to
determine the "best fit" line through the X,Y data. This(4)
is accomplished by utilizing the concept of least-squares .
The outcomes of the least-squares regression analysis are:
2Srea Commonly referred to as the regression variance,-
is the best estimate of population parameter Qr
a the best estimate of population parameter
Od , the Y-intercept
b the best estimate of the regression slope ,--j.
Y ("Y-hat") the estimated Y value corresponding to
a given X.
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• EXTRAPOLATION
"Extrapolation" refers to the prediction of Y for
given values of X outside the sample (test) range of X.
(Figure 3)
Note: The scatter, or variance, in the original X,Y
data leads to an uncertainty in projected Y value (s).
Therefore, the true population value, Yactual, should be expressed
as a range Yactual = Y + A . (Figure 4)
(Here, A is a function of the Student-t distribution
and the regression variance, as well as the spread in X
values. The exact relation can be inferred from the
formula for the 90% Confidence Interval for Y equation
13 ).
CONFIDENCE LEVELS /INTERVALS
Confidence determination is an extension of a concept'
known^ as statistical hypothesis testing. (Refer to statistics
text for description) . In short, these concepts enable us, to state a
range, or confidence interval for a particular population parameter along
with the degree of accuracy , or confidence level associated
with this ranga ,
A confidence interval reads as follows:
"The probability that the true Y value is within
the range stated is (1-&) percent", and is expressed r
mathematically as:
P [ Y = (Y + A) } = (1- £)% (5)
.Here ,
..."P { } means "the probability that
6 is known as the statistical significance level, and
(1- S ) is the confidence level.
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The above expression is known as a two-tailed
confidence interval, meaning that both the upper and
the lower bounds are taken into account. For lifetime
predictions, only the lower bound of the range is requested
and is known as a one-tailed confidence interval . It
reads "The probability that the true Y value is greater
than the lower bound stated is (1-cf) percent", in life testing,
the lower bound prediction for the median lifetime
is of great importance, whereas the upper bound is of
little interest. (See Figure 5 and equations 13 and 14.)
Confidence intervals aside from Y , ., are
actual.
derived in the analysis of life test data using equations 13,
14 and 15. The interval for the logarithmic variance utilizes
the Chi-square distribution rather than the Student-t.
B-6
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1 4Analysis Equations f
First, we restate the Arrhenius equation and its
equivalent regression or straight-line translation:
E
vln %T = lnnt> * k T ' (2)
-Y = a + bX (3)
Where,
Y = In(lifetime, hrs)
X = 1/T(°K) = reciprocal junction temperature
a = InT^ = Y-intercept = In (pre-exponential
E constant)
b = ', a = regression slope
KB
E = activation energy, eV
a
k = Boltzmann's Constant
= 8.625 x 10~5 eV/°K
Estimates of Regression Parameters
N = total number of devices tested, excluding early
failures
= number of X,Y pairs
X = Z.X/N over entire sample (6)
Y = 2LY/N over entire sample (7)
£.[(X-X) (Y-Y) j
a- Y.-.bX
 (9)
S2 = -^ - a^Y " b^XY . (10)
reg ~ V reg
B-9
Extrapolation
Y = a + bX • (12)
op op
.given,
Xop = I/ 73°K
90% Confidence Intervals
1 \T __ *}
P $ Y > Y - t(l-tail) S '- + < °P " X) ;= 90% (13)p ^
Y >
 N x - 2
.' •— 2.
P T Y "> Y - t n - t a in q /i+ i + (XOP"X) jU 90%p > V s 1 + +
P - r . 90% U5)
A. 5 % N - 2 -, -2 95%,N 2
Where ,
t(l-tail)_ Gtudent-t value at 10% significance
10%,N-2 ~ and N~2 degrees of freedom (table value)
=
 Chi-Square value at the specified
significance level and N-2 degrees of
freedom (table value)
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Translation to Arrhenius Parameters at 200°C
• Activation Energy
E (eV) = knb (from eq, 8)a D
• Pre-exponential Constant
In tQ = a (from eq. 9)
• Estimated median lifetime
>*v
^M ~ exp ^ Yop'' (from eq. 12
e> 90% Confidence Lower Bound for T M
P f.'v > exp (Y lower bound), hrs? =90% (from eq. 13)
'. ' M Op
o
« Estimated Logarithmic Variance = S (from eq. 10)
• Two-tailed 90% Confidence Interval for Logarithmic
Variance
P flower bound £ cr2 £r upper bound] = 90% (from eq. 15)
• 90% Confidence Lower Bound for the Lifetime
of a Future Untested Device = TN+1
> exp (YN+1 lower bound), hrs ] =90% (from eq> 14)
B-ll
SUMMARY OF TERMS AND SYMBOLS
Definitions
Regression
Y = oC + JB X = linear regression equation
independent variable = I/ junction temperature, °K
dependent variable = In ( lifetime, hrs . )
&*= Y-intercept, population parameter
a = estimated Y-intercept, from sample (test) data
fi = regression line slope, population parameter
b = estimated slope
also
N = total number of X,Y pairs
X = sample mean of X = 5Lx./N
reg
Extrapolation
A
Y = sample mean of Y =£.Y./N
2 1
= variance, population parameter
= estimated variance, from regression analysis
' "
bxop
Where,
Confidence
Y = estimated (projected) Y-value at X
X = I/operating temperature, °K = 1/473°K
statistical significance level = 10% (used
to locate Student-t or Chi-Square
values in table)
B-12
Arrhenius Dependence
/v „ = device median lifetime
E = activation energy of the main failure mode3.
f = pre-exponential constant
=
 predicted lifetime of a future, untested
device at normal operating temperature.
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DC ACCELERATED STRESS TEST DATA FOR
! 6AAS WATT DIOBES I CMum-M'"-'
*'• DC ACCELERATED STRESS TEST DATA FOR
20 6HJ SCHOTTICY-BAKRIER GAM WATT DIODtS
HIGH TEMPERATURE
(tH-345°C)
H -20
DEVICE S/» T,(HRS.)
12386
1229S
1116B
6806
t£8G
S62D
366D
685G
12316
5146
11886
11068
11805
470G
12236
12206
12501
12376
1264ft
11776
4.55
11.1
12.8
13.6
22.25
24.5
25.8
32.8
38.5
44.8
15.6
46.1
48.8
48.8
55.6
65.8
70.7
80.2
80.7
147.8
HID. TEMPERATURE
(TH-321°C)
N • 20
DEVICE S/M T,(H»S.)
1336B
1429B
1302B
1397B
13105
13828
1428B
1307B
15185
1303B
130GB
1392B
1301B
13146
13176
1430B
13166
1385B
1389B
1313G
0
0
2.25
8.55
44.75
46.1
60.5
65.2
81.6
87.7
93.2
93.1
105.2
111.0
122.75
117.2
159.15
183.8
213.2
262.3
LOU TEMPERATURE
(T^ 299°C>
N • 20
DEVICE S/H T,(KRS.)
1562B
15658
1597G
1553B
1563B
15916
1582G
1500B
1555B
15796
15886
15806
1559B
15866
15896
1499B
1497B
1552B
1549B
1581G
29.05
45.65
81.2
84.3
95.6
165.5
170.5
191.1
191.4
191.6
218.8
. 273.0
285.0
287.35
287.1
336.6
356.05
373.2
435.65
435.7
EARLY FAILURES REMOVED
HIGH TEMPERATURE MID. TEMPERATURE
«„• 345°C) «„• 321°C>
••19 cl(
DEVICE S/N
12296
1116B
680G
6686
3620
366D
685G
12316
514G
11886
1106B
11806
470G
12236
1220G
1254M
1237G
1264N
11776
T,{HRS.)
11.1
12 .«
13.6
22.25
24.5
25.8
32.8
38.5
44.8
45.6
46.1
48.8
48.8
55.6
65.8
70.7
80.2
80.7
147.8
DEVICE S/N
1310G
1332B
1428B
1307B
1518G
1303B
1300B
1392B
1301B
13116
13176
1130B
1316G
1385B
1389B
13135
T,(HRS.)
44.75
46.1
60.5
65.2
81.6 .
87.7
93.2
93.1
105.2
111.0
122.75
117.2
159.15
189.8
243.2
262.3
LOW TEMPERATURE
(TL- 299°C)
H-18
DEVICE S/N
15976
1553B
15633
•15916
. 15826
1500B
1S55B
15796
1588G '
15806
1559B
15866
15896
1199B
1497B
1552B
1549B
15816
T,<HRS.)
,
84.2
84.3
95.6
165.5
170.5
191.4
191.4
191.6
218.8
273.0
285.0
287.35
287.1
336.6
356.05
373.2
135.65
455.7
53
K ACCELERATED STRESS TEST DATA FOR
20 GHZ GROWt-JUNCTIOS G*AS WATT DICKS
/• DC ACCELERATED STRESS TEST DATA FOR
20 GHZ WOim-JlmCTICS 6*JU WATT DIODES
•
EARLY FAILURES REMOVED
HIGH
(
DEVICE
33
1
32
18
7
3
16':
24
17
32
18
4
22
1
TEMPERATURE
TH- S4B°C)
••13
S/B T,(HRS.) •
12.8
12.}
16.05
20.3
35.2
47.75
41.6
48.85
. 4S.O
110.2
110.65
201.75
202.0 ,
-
U-51
HID. TEMPERATURE
<TB. 321«C)
irto
DEVICE S/H
25
18
27
21
22
35
34
28
SO
48
•55
33
41
47
42
36
31
32
30
37
T,(KRS.)
46.15
45.65
72.7
94.55
94.7
103.05 .
106.5
158.95
161.7
167.55
275.45
331.0
369.0
384.4
389.9
488.7
533.3
623.7
695.9
696.9
LOW TEMPERATURE
(Tt- 3M°0
•48
DEVICE S/tl
44
16
39
6
•11
13
8
14
2
4
15
9
10
1
5
52
7
19
T,(HRS.)
121.2
121.45
167.2
207.35
334.5
334.6
420.8
428.0
523.1
525.35
548.85
556.5
693.2
740.7
781.15
781.3
844.15
844.2
HI6H TEMPERATURE
<V S40°C>
• -20
DEVICE S/R
19
35
36
S
31
37
17
33
1
32
18
7
3
16
24
17
32
18
4
22
T,(HRS.)
0
0
0
0
0.5
1.0
2.5
12.8
12.9
16.05
20.3
35.2
47.75
48.6
48.85
49.0
110.2
110.65
201.75
202.0
' ,
HID. TEMPERATURE
<V 321°C)
DEVICE
25
18
27
21
22
35
34
28
50
48
55
33
41
47
42
36
31
32
30
37
t
• • 20
S/N T,(HRS.)
46.15
46.65
72.7
94.55
S4.7
103.05
106.5
158.95
161.7
167.55
275.45
334.0
369.0
384.4
389.3
488.7
533.3
623.7
695.9 "
696.9
LOW TEMPERATURE
'V
•
'DEVICE
53
12
44
16
39
6
11
13
8
14
2
4
IS
9
10
1
5
52
7
19
•.304°C)
•20
S/H T,(H»S)
13.8
39.8
121.2
121.45
167.2
207.35
334.5
334.6
420.8
. 428.0
523.1
525.35
548.85
556.5
693.2 •
740.7
781.15
781.3
844.15
644.2
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COMPUTER PRINTOUT FOR SCHOT1KY BARRIER ANALYSIS
LNR COMMUNICATIONS, INC.
G.L. BRECHT JAN 1984
USER'S NAME M. WALDMAN
DATE 2/28/84
PROJECT NO. SCHOTTKY BARRIER. N=19.16.18.
DEFINITION OF VARIABLES
XSUM=SUM OF ALL X VALUES
YS'JM=SUM OF ALL Y VALUES
XYSUM=SUM OF PRODUCTS OF ALL X AND Y PAIRS
X2SUM=SUM OF ALL X VALUES SQUARED
Y2SUM=SUM OF ALL Y VALUES SQUARED
XBAR=AVERAGE OF THE X VALUES
YBAR=AVERAGE OF THE Y VALUES
S2=VARIANCE
S "STANDARD DEVIATION
TO CONVERT X ENTER THE NO.
1) NONE
2) TO NATURAL LOG (LN>
3) TO LOG BASE 16 (LOG)
4) TO 1/DEGK U/273+O
5) OTHER
TO CONVERT Y ENTER THE NO.
1> NONE
2> TO NATURAL LOG <LN)
3) TO LOG BASE 18 (LOG)
4) OTHER
HOW MANY PAIRSS3
ENTER. DATA
ANY CORRECTIONS7NO
S3 PAIRS
XSUM=.8891488952
YSUM=24l.333435
XYSUM=.468022817
X2SUM=1.38I89879E-e4
Y2SUM=I144.0932
XBAR=1.68285463E-83
YBAR=4.53349913
CORRELATION".783482387 OR X'S AND Y'S ARE 78.3402367X CORRELATED
REGRESSION LINE SLOPE"! 3386.7854 £ s |.|*f$
 eV
Y INTERCEPT—17.8291862
VARIANCE".342141945
STD
MEAN TIME TO FAILURE (MTTF) AND
'CONFIDENCE INTERVAL (ci>
TC=OPERATING TEMP IN DEC C
MTTF(M»«=MEDIAN TIME TO FAILURE
C!=CONFIDENCE INTERVAL
ST-VALUE FROM STUDENT T DISTRIBUTION
CHI=VALUE FROM CHI-SQUARE DISTRIBUTION
LV=LOGARITHMIC VARIANCE
PRESS RETURN TO CONTINUE
OPER TEMP DEG C288
MTTF<M)°29828.5852 HOURS AT 288 PEG C
FOR MTTF AT OTHER CONF INTERVALS
ENTER ST FROM THE STUDENT T TABLE AT
NUMBER OF PAIRS MINUS 2 (P-2> AND CI
P-2=S1
ENTER CIX-98
ST=1.2985
MTTF«>OR> 12929.4889 HOURS AT 288 DEG C
FOR A 98X CONFIDENCE INTERVAL
LIFETIME OF A SINGLE FUTURE UNIT
TTF=OR>9648.76951 HOURS AT 288DEG C
FOR A 98X CONFIDENCE INTERVAL
FOR LOGARITHMIC VARIANCE
ENTER VALUES (CHI) FROM CHI-SQUARE TABLE
P-2=51
LOWER BOUND=5X
UPPER BOUND=95V.
ENTER LOWER BOUND CHI 68.669
ENTER UPPER BOUND CHI35.688
.254186499=OR< LV <OR= .4901 471 69 B-18
Ftlft f* ?6Y. CONFIDENCE IW11 I<",~,|
COMPUTER PRINTOUT FOR GROWN JUNCTION ANALYSIS
LNR COMMUNICATIONS, INC.
G.L. BRECKT JAN 1984
USER'S NAME
DATE
PROJECT NO.
M. UALDMAN
2/23/81
GROWN- JUNCT I ON ,N=13.28.I8.
DEFINITION OF VARIABLES
XSUM-SUM OF ALL X VALUES
YSUM-SUM OF ALL Y VALUES
XYSUM=SUM OF PRODUCTS OF ALL X AND Y PAIRS
X2SUM=SUM OF ALL X VALUES SQUARED
Y2SUM=SUM OF ALL Y VALUES SQUARED
XBARnAVERAGE OF THE X VALUES - - - -
YBAR°AVERAGE OF THE Y VALUES
S2=VARIANCE
S "STANDARD DEVIATION
TO CONVERT X ENTER THE NO.
1 > NONE
2) TO NATURAL LOG (LN)
3) TO LOG BASE 18 (LOG)
4) TO 1/DEGK (1/273+C)
3) OTHER
TO CONVERT Y ENTER THE NO.
1) NONE
2) TO NATURAL LOG <LN>
3) TO LOG BASE 18 (LOG)
4) OTHER
HOW MANY PA1RS31 :,-••!'-..• .,-»••-••*****" ?" ~J *t~ **.
ENTER DATA . -i "'"""^-i?'- " ' ~ '"">
ANY CORRECT IONS7NO
si PAIRS . •• ._... .. ' «•- :
XSUM=.0868234315
YSUM=26S.7B2275
XYSUM=.449981964
X2SUM=1.45173397E-84
Y2SUM=1455.52344
XBAR=1.68673434E-83
YBAR-5.21141713
CORRELATION-.722817472 OR X'S AND Y'S ARE 72.2817472X CORRELATED
REGRESSION LINE SLOPE=21879.5897 £fcs l-S«7 «V
Y INTERCEPT—31 .6936383
VARIANCE-.687958117
STD DEV°.829432486
MEAN TIME TO FAILURE (MTTF) .AND
CONFIDENCE INTERVAL (CI>
TC=OPERATING TEMP IN DEG C
MTTF(M)=MEDIAN TIME TO FAILURE
CI=CONFIDENCE INTERVAL
ST=VALUE FROM STUDENT T DISTRIBUTION
CHI-VALUE FROM CHI-SQUARE DISTRIBUTION
LV»LOGARITKMIC VARIANCE
PRESS RETURN TO CONTINUE
OPER TEMP DEG C288
MTTF(M>°2111864.97 HOURS AT 288 DEG C
FOR MTTF AT OTHER CONF INTERVALS
ENTER ST FROM THE STUDENT T TABLE AT
NUMBER OF PAIRS MINUS 2 (P-2) AND CI
P-2=49
ENTER CIX=98
ST-1.299
MTTF=OR>397638.431 HOURS AT 288 DEG C
FOR A 98X CONFIDENCE INTERVAL
LIFETIME OF A SINGLE FUTURE UNIT
TTF"OR>289485.331 HOURS AT 288DEG C
FOR A 9BX CONFIDENCE INTERVAL
FOR LOGARITHMIC VARIANCE
ENTER VALUES (CHI) FROM CHI-SQUARE TABLE AT
P-2=49
LOWER BOUND-5X
UPPER BOUND=93X
ENTER LOWER BOUND CHI66.339
ENTER UPPER BOUND CHI33.938
.588146757=OR< LV <OR=.993514522
FOR A 98X CONFIDENCE INTERVAL p_J C)
.References:
(1) W.A. Johnson and M.F. Millea, "Statistical Analysis of
Accelerated Temperature Aging of Semiconductor Devices,"
Interim Report SD-TR-81-37, May 15, 1981.
(2) W. Nelson, "Analysis of Accelerated Life Test Data,
Methods for complete Data - Part II; Numerical Methods
and Test Planning." IEEE Trans. Elec. ••. Insul., Vol EI-
7, pp. 36-55, March 1972.
(3) J.H. Zar, Biostatistical Analysis, Prentice-Hall Inc.,
NJ 1974.
(4) IEEE Standards Committee, "IEEE Guide for the
Statistical Analysis of Thermal Life Test Data," IEEE
standard 101-1972 (reaffirmed 1980), IEEE Inc, NY March 17, 1972
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C-l
THERMAL •' • EFFECT AND LIMITATIONS OF HIGH TEMPERATURE
RF STRESS TEST : "
While performance degradations of semiconductor devices in general
are expected at elevated temperatures, the degradation is reversible
in principle. The initial stress test data and subsequent experimental
data indicated some significant irreversible physical changes resulting
during moderate high temperature cycling of 20 GHz GaAs IMPATT diodes.
The design of an accelerated RF stress test is a function of
the thermal stability of the device under test in order to maintain
device oscillation with only minor adjustments in circuit tuning. In
order to determine the high temperature effects on the performance of
the GaAs IMPATTS as a function of the semiconductor physics, some
simple calculations were made. The calculated results and predictable
performance degradation formed the:: basis -for an initial accelerated
RF stress design concept. However, the actual device degradation did
not follow the calculated diode performance prediction.
The ionization rate 0£ decreases with increases in
temperature. A graph, showing the relation of the ionization coefficient
with temperature, was generated from the expression,
<X= a exp £-(b/E)2J
where
a = 1.61 x 105 [l + 7xlO~4(t -25°C)] cm"1 = V=v Constant
'" (measured)
b = 5.41 x 105 fl + 9.7 x 10~4(t -25°C)lv -1D
 *• -J cm = constant
(measured)
E = Electric field, V/cm
The decreased ionization rate results in an increase of the depletion
width, causing in effect a higher breakdown voltage (VB) as can be
seen from
dx =
wDr
J E (x) dx = VB
C-2
where
X = refers to distance along the direction of avalanching.
W = is the depletion width at breakdown.
A high-low IMPATT doping profile was used to calculate changes
in DC device parameters resulting from changes in temperature.
. /" 1 *\ ' "\7
Temp.(°C) W (;im) Emax (kV/cm) VD (V) VB(V)=VA+VD (- H —
200
250
300
1.05
1.15
1.27
-76.8
-78.2
-79.8
11.3
12.9
. 15.1
21.3
23.3
25.8
17%
17.6%
18.6%
Furthermore, the device conversion efficiency is given by
A\ VD §in cir/2wD/w1T)
(VA + VD)
where WTT = Vs/2f corresponds to a transit angle. The scatter-limited
velocity Vs decreases from Vs=4xlO cm/sec at 500°K to Vs = 3.4xl06cm/sec
at 600°K and with corresponding increases in WD, the efficiency
decreases to a value as low as nine percent at 500°K.
Finally, calculating the output power from
C-3
where values of emtl = 25°C/W, and £T ^ = T-i +25°C were assumed.X n luclX J
The output power and efficiency are plotted as a function
of operating frequency (fQ)• Such operating assumes frequency
optimized RF circuits. While a calculated degradation is evident
the actual observed device degradation of both the grown junction
and Schottky barrier device was much more severe. In fact the
experienced degradation which resulted in the collapse of the
oscillation mode inspite of careful and continuous circuit
tuning, was irreversible.
Consequently, in conjunction with the stress test data,
which indicated device degradation due to the compositional
instability of the Au/Sn bond, a meaningful accelerated RF stress
test design without implementing the recommended device modifi-
cations is not feasible.
C-4
MEASURED RF PERFORMANCE AS A
FUNCTION OF JUNCTION TEMPERATURE
COMMUNICATIONS
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CALCULATED RF. PERFORMANCE CHARACTERISTICS OF
20 GHz'GAAs IMPATT AS A FUNCTION OF
JUNCTION TEMPERATURE COMMUNICATIONS
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C-6
IONIZATION COEFFICIENT AS A
FUNCTION OF TEMPERATURE FOR GAAs COMMUNICATIONS
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. CALCULATED POWER OUTPUT AND
EFFICIENCY AS A FUNCTION OF FREQUENCY • COMMUNICATIONS ^
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(1)
Performance Assessment of POC IMPATT Technology
(2)
KEY IMPATT DIODE PARAMETERS
1. GaAs Epi layer Doping Profile
2. Reverse Breakdown Voltage
3. Effective Mesa Area (Junction Capacitance)
4. Device Series Resistance
5. Thermal Resistance
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METHODOLOGY FOR 20 GHz IMPATT DIODE
PERFORMANCE GROWTH PROJECTIONS
20 GHz IMPATT Diode Performance Improvements
Based Upon Optimization of:
1. Read-IMPATT Doping Profile
SDR vs DDR
LHL vs HL
2. Junction Geometry
Single vs multiple mesa
Distributed mesa
3. Chip Processing
Grown vs Schottky junction
Contact metallization systems
Etching procedure
Chip thickness
4. Chip-Level Combining
Series vs parallel
Stabilization approach
5. Heat Sinking (Thermal Design)
Minimization of thermal resistance
Plated versus diamond heat sink (PHS vs DHS)
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RATIONALE FOR 20 GHz IMPATT DIODE
PERFORMANCE GROWTH PROJECTIONS
1. 1 Yr. Projections Based Upon:
Short-term Read profile optimization within context
of LHL, SDR configuration
Single mesa
Some reduction in chip Rg
DHS package
Reduced package par&sitics
2. 3 Yr. Projections Based Upon:
More fundamental Read profile optimization, with
possible utilization of DDR configuration
Exploitation of premature collection mode
Significant reduction in chip Rg
Multiple or distributed mesa, or,
Dual chips/package
Reduced package parasitics
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20 GHz IMPATT Diode Performance Growth Prospects
Performance Parameters
(Stable Amplifier)
RF Power Output (W)
RF Power Added (W)
Operating Gain (dB)
DC/RF Power Added
Efficiency - Percent
-1 dB Bandwidth-GHz
Diode Thermal Resistance
°C/W
Diode Junction Temperature
Rise Above Baseplate (Max)
-°C
Time Period
Current
1.5 -2.5
1.0 - 1.5
3.0 - 4.0
15 - 20
1.0 - 1.5
20-30
150 - 200
1 yr.
3.0 - 4.0
2oO - 2.5
4.0 - 5.0
20-22
1.5 - 2.0
16 - 20
150 - 210
3 yrs.
4.5 - 6.0
3.5 - 4.0
4.5 - 6.0
22-25
105 - 2.5
8-12
150 - 220
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CONCLUSIONS OF 20 GHz IMPATT DIODE
PERFORMANCE GROWTH ASSESSMENT
Near Term (1 Yr) Growth Prospects
Significant performance improvement within context
of single-mesa, SDR, LHL-profile Read IMPATT device
Reduced package parasitics permit use of larger
mesa with attendant decrease in Rg and increase in
RF output power
Increase in efficiency based on reduction of Rg and
.further, short-rterm Read profile optimization
utilization of DHS for reduction in thermal resistance
2. Long Term (3 Yr) Growth Prospects
Additional increase in performance capability requires
more fundamental advance in IMPATT device characteristics
Higher RF power capability based upon use of mul-
tiple or distributed mesa chips, either singly or in
dual chip per package configuration
Further increase in efficiency due to more fundamental
Read profile optimization (including possible use of
DDR) and significant reduction in Rs
Concurrent reduction in thermal resistance due to
combination of usage of DHS, larger mesa and/or mul-
tiple chip devices and chip thinning.
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2.0 Performance Assessment of POC Combiner Technology
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COMBINING/ MATCHING
NETWORK
TT...4
A- ACTIVE (INTRA STAGE) COMBINING
IDENTICAL "BUILDING BLOCK" AMPLIFIERS
B- PASSIVE (INTERSTAGE) COMBINING
IMPATT AMPLIFIER COMBINATORIAL CONFIGURATIONS
N
WAY
P/C
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IMPATT."POWER SECTION"- AMPLIFIER COMBINATORIAL CONFIGURATIONS
A. General Forms of Combination
1. Active (intrastage) divider/combiner
most compact configuration
generally limited in bandwidth
prone to spurious mode oscillations
catastrophic degradation under random device failure
requires extremely closely matched IMPATTs
generally requires internal isolation resistance
elements.
2. Passive (interstage) divider/combiner
can be completely reactive for lowest residual insertion
loss
potential wideband capability
can accomodate wide dispersion in device parameters
devices completely isolated from one another thus
precluding multi-diode spurious mode oscillation
graceful degradation under random device failure
allows "power-down" operation to conserve prime power,
by "turning off" selected building blocks.
B. Types of Combinatorial Networks
1. Topology
corporate binary
N-way Wilkinson
reactive junction
extended interaction
2. Transmission media
waveguide
planar (microstrip, stripline)
radial or biconical (extended interaction) .
(14)
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ALTERNATIVE
RELATIVE MERITS OF ALTERNATIVE 20 GHz POWER
COMBINATORIAL CONFIGURATIONS
The corporate binary configurations in TEM line (in-phase
/Wilkinson, quadrature/branch line and 0-180°/"rat-race")
and waveguide (0 - 90°/short-slot or in phase/magic tee) all
exhibit excessive size and residual insertion loss.
Moreover the TEM configuration are somewhat difficult to
implement at 20 GHz.
Generalization of the above to an N-way Wilkinson con-
figuration results in a more compact TEM transmission
line implementation (applicable to either passive or
active combining) with moderate residual insertion loss
and port to port isolation. Implementation of the series
balancing resistors is extremely difficult, however, at
20 GHz.
A reactive junction configuration exhibits low insertion
loss but no inherent port to port isolation and hence is
only useable in passive combinatorial configurations with
N circulator coupled "building blocks", such as the IMPATT
amplifier stages. Within this category, the planar TEM
junction is more compact and wider band but the waveguide
junction exhibits the absolute minimum in insertion loss,
and is easier to manufacture, align and accomodate in an
N building block packaging concept.
The extended interaction reactive cavity configuration
applicable to passive and active combining exhibits low
loss, and narrow (radial and waveguide) to wider (biconical)
bandwidth.
Preferred configuration for passive combining of 20 GHz
circulator-coupled IMPATT "building blocks" is waveguide
reactive junction.
(17)
METHODOLOGY FOR 20 GHz IMPATT AMPLIFIER COMBINATORIAL
TECHNOLOGY PERFORMANCE ASSESSMENT
Assume following apportionment of passive and active RF
power combining:
active combining limited to maximum of two IMPATT
chips (in individual or in single package(s)) per
amplifier stage
passive combining comprising N identical circulator
coupled n-stage "building blocks" (n=l or 2) paralleled
between identical N-way power divider/combiners, of
optimum waveguide reactive junction type.
Assume IMPATT diode parameters @ 20 GHz
. P0 = 1.5, 3, 6w/chip
Gain: 4.0-6 dB at nominal drive level
RF/DC power added efficiency: 16, 20 and 25 percent
Compare alternative combiner configurations in conjunction
with above diode parameters:
using half, the same number and twice as many IMPATT
diodes as in current POC model amplifier design
providing 20W (current specification) and 40W (advanced
capability) RF output power capability' (PORF) at 20 GHz.
(18)
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ALTERNATIVE IMPATT COMBINATORIAL POSTAMPLIRER CONFIGURATIONS
A- 4 WAY, 2-STAGE BUILDING BLOCK CONFIGURATION
B-4WAY, SINGLE STAGE BUILDING BLOCK CONFIGURATION
BIAS MOUNT
TERMINATION
C- 8-WAY, 2 STAGE BUILDING BLOCK CONFIGURATION
Z PIN
PINO-!—/4-PORT CIRCULATOR^ 1-oPouTJ I
D- IMPATT AMPLIFIER STAGE. MODEL
(20) COMMUMCATIONS/MC
RATIONALE FOR 20 GHz IMPATT AMPLIFIER
COMBINATORIAL TECHNOLOGY PERFORMANCE COMPARISON
1. Performance comparison based upon near-term and long
term RF power output capability, e.g:
20W - representative of current POC model amplifier
specification
40W - representative of potential IMPATT amplifier
capability in the 1987 time frame.
2. Selection of IMPATT diode RF power output per chip, in
combinatorial "building block" amplifier stage deploy-
ment, based upon:
current to near term realizeability of 1.5 to 3W RF
power output per chip, at 16 to 20 percent power added
efficiency
long term projection of 6W RF power output per chip, at
25 percent power added efficiency.
3. Selection of number of IMPATT chips used in each
"building block" output stage based upon:
maximum practical number of IMPATT diodes per amplifier
stage limited to two, to minimize the impact of ex-
cessive combinatorial loss, stringent tolerances on
diode parameters, catastrophic stage degradation on
single device failure, and tendency toward spurious
oscillations
near term combining of two individually packaged IMPATT
chips, and long term combining of two chips per diode
package.
(21)
20 GHz IMPATT COMBINATORIAL POSTAMPLIFIER
CONFIGURATIONAL PERFORMANCE TRADEOFFS
Order of Combiner (N)
# Stages/Building Block
Building Block Gain-dB
Building Block RF Power
Output - W
RF Power -Added/Diode - W
DC/RF Power Added Efficiency
per diode - percent
Thermal Resistance per
Diode (degrees C/W)
Maximum Diode Junction Temp.
Rise above Baseplate (deg.C)
Overall Gain (dB)
Total RF Power Output (W)
Total DC Power Drain (W)
Overall DC-RF Power -
Added Efficiency - Percent
Degradation in RF Output
Power per "Building Block"
Failure (dB)
Time Period
0 - 1 Yr.
4
2
9.0
5.6
1.8
20
18
162
17.5
21.5
124
17
1.5-4.8
8
2
9.0
2,8
0.9
16
25
142
17.5
21.5
152
13.8
0.75*2.4
8
2
900
5.6
1.8
20
18
162
17.5
43
245
17
0.75-&4
3 Yrs.
4
1
5.6
5.25
3.6
25
10
144
15
20
88
22
1.1-2.2
4
2
9.0
11.2
4.0
25
10
160
17.5
43
196
21.5
1.5-4.8
(22)
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CONCLUSIONS OF IMPATT COMBINATORIAL POSTAMPLIFIER
COMBINER TECHNOLOGY ASSESSMENT
1. Preferred Combinatorial Configuration(s)
Passive interstage combining preferred to active
intrastage combining, primarily on basis of its
accomodation of wider dispersion in device para-
meters, greater immunity to spurious oscillation and
more graceful degradation under random device failure
Above considerations limit degree of active combining
to maximum of two diodes per amplifier stage
Waveguide N-way reactive junction preferred combiner
implementation based upon its ultralow insertion loss,
wide band width and simplicity.
2. Combinatorial Postamplifier Performance Assessment
Preferred near term 20W combinatorial postamplifier
(basis for POC design) utilizing 4 way divider/combiner
and four 6W two-stage "building blocks" (each with
two 3W diodes in its output stage) is most compact,
highest DC/RF efficiency configuration, based on current
near term 20 GHz IMPATT diode technology.
Eight way combinatorial 20W configuration provides
even more graceful degradation capability than the
the above, but only at the expense of higher DC prime
power drain and greater size and complexity.
Eight way configuration is only viable combinatorial
post amplifier for 40w capability using near term
technology
Preferred long term 20W combinatorial postamplifier,
utilizing four 6W single stage, single-diode "building
blocks between four-way divider/combiner, provides
optimum efficiency concurrent with minimum size and
weight
Four way cobminatorial postamplifier, utilizing four
12W two stage "building -blocks" (each with two 6W diodes
in its output stage) results in the most efficient and
compact 40W configuration.
(23)
2.0 1987 IMPATT Transmitter Technology Assessment Study
(24)
RECOMMENDED ADVANCED 20 GHz IMPATT
TRANSMITTER DESIGNS USING 1987 TECHNOLOGY
1. 20W, 2.5 GHz BW design
2. 40W, 2.5 GHz BW design
(25)
RATIONALE FOR ADVANCED 20 GHz IMPATT
TRANSMITTER DESIGN RECOMMENDATIONS
1. 2.5 GHz transmitter bandwidth can accomodate
single Gb/s rate angle modulated carriers.
2. 20W design compatible with current ground terminal
project ions
3. 40W design compatible with smaller, low cost, possibly
mobile ground terminals.
4. Higher efficiency associated with 20W and 40W designs,
results in tolerable DC power drains for IMPATT trans-
mitters.
(26)
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PROJECTED CHARACTERISTICS OF 20W, 20GHz
IMPATT SOLID-STATE TRANSMITTER DESIGN
FREQUENCY RANGE
-1 dB BANDWIDTH (MIN)
RF POWER OUTPUT (MIN)
OPERATING GAIN (NOM)
RF/DC POWER-ADDED EFFICIENCY (MIN)
AM/PM CONVERSION (MAX)
INPUT/OUTPUT VSWR (MAX)
GAIN VARAITION VS. FREQUENCY @
FIXED DRIVE
NOISE FIGURE (MAX)
DC PRIME INPUT POWER-(MAX)
17.7-20.2 GHz (Typ)
2.5 GHz
20W
40 dB
22 PERCENT (EXCLUDING DC POWER
MONITOR CONDITIONER)
5.0 deg/dB
1.25:1
1.0 dB p-p
15 dB
90W - EXCLUDING DC POWER/MONITOR
CONDITIONER
100W OVERALL
COMMUNICATIOfMS/ MC
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PROJECTED CHARACTERISTICS OF 40W, 20 GHz
IMPATT SOLID-STATE TRANS BUTTER DESIGN
"FREQUENCY RANGE
-1 dB BANDWIDTH (MIN)
RF POWER OUTPUT (MIN)
OPERATING GAIN (NOM)
RF/DC POWER-ADDED EFFICIENCY (MIN)
AM/PM CONVERSION (MAX)
INPUT/OUTPUT VSWR (MAX)
GAIN VARIATION VS. FREQUENCY @
FIXED DRIVE
NOISE FIGURE (MAX)
DC PRIME INPUT POWER-(MAX)
17.7-20.2 GHz (Typ)
2.5 GHz
40W
40 dB
21 PERCENT (EXCLUDING DC POWER
MONITOR CONDITIONER)
6.0 deg/dB
1.25:1
1.0 dB p-p
17 dB
190W - EXCLUDING DC POWER/MONITOR
CONDITIONER
200W OVERALL
COMMUNICATIONS/MC
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TASK DESCRIPTION FOR DEVELOPMENT OF ADVANCED
20 GHz IMPATT TRANSMITTER
A. Design Definition
1. Parametric tradeoff analysis
2. Technology assessment
3. Preferred paper design
B. Device/Assembly Development
1. Advanced GaAs IMPATT device development
optimization of Read doping profile
. optimization of chip mesa geometry
maximum degree of substrate thinning for minimum R
5
minimization of packaging parasitics
chip combining within package
use of DHS for minimum thermal resistance
2. Advanced amplifier circuit development
broadbanding of IMPATT and FET amplifier stages and
associated passive components for full 2.5 GHz band-
width.
dual diode IMPATT amplifier stage development
. development of higher gain lower noise FET preamplifier
circuits.
3. DC Power and monitor conditioner development .
C. POC Model Design, Fabrication, Assembly and Test
D. QA/Reliability
1. Reliability Analysis
2. Product Assurance
E. Documentation
(32)
